Patents by Inventor Jean Philippe Laine
Jean Philippe Laine has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10727221Abstract: An ESD protection device for protecting an integrated circuit against an ESD event includes a first terminal coupled to an input/output pad of the IC, a second terminal coupled to a reference or ground voltage, a silicon-controlled rectifier device having an anode connected to the first terminal and a cathode connected to the reference or ground voltage, and a pnp transistor coupled in parallel with the SCR device. The pnp transistor has an emitter coupled to the first terminal, a collector coupled to the second terminal, and a base coupled to a gate of the SCR. The pnp transistor includes a contact region formed at a first side of a substrate, the first contact region being surrounded by an STI layer formed at the first side of the substrate. An insulation structure is formed at an intersection of the first contact region and the STI layer.Type: GrantFiled: February 27, 2019Date of Patent: July 28, 2020Assignee: NXP USA, Inc.Inventors: Rouying Zhan, Jean-Philippe Laine, Evgueniy Nikolov Stefanov, Alain Salles, Patrice Besse
-
Publication number: 20190312026Abstract: An ESD protection device for protecting an integrated circuit (IC) against an ESD event includes a first terminal coupled to an input/output pad of the IC, a second terminal coupled to a reference or ground voltage, a silicon-controlled rectifier (SCR) device having an anode connected to the first terminal and a cathode connected to the reference or ground voltage, and a pnp transistor coupled in parallel with the SCR device. The pnp transistor has an emitter coupled to the first terminal, a collector coupled to the second terminal, and a base coupled to a gate of the SCR. The pnp transistor includes a contact region formed at a first side of a substrate, the first contact region being surrounded by an STI layer formed at the first side of the substrate. An insulation structure is formed at an intersection of the first contact region and the STI layer.Type: ApplicationFiled: February 27, 2019Publication date: October 10, 2019Inventors: Rouying ZHAN, Jean-Philippe LAINE, Evgueniy Nikolov STEFANOV, Alain SALLES, Patrice BESSE
-
Patent number: 10411004Abstract: Semiconductor device and methods for making the devices includes a buried layer of a first conductivity in a substrate in which a distance between two adjacent ends can be selected to achieve a desired breakdown voltage. A deep well having a first doping concentration of a second conductivity type is implanted in an epitaxial layer above the two adjacent ends of the buried layer. A patterned doped region is formed in the deep well and extending into the epitaxial layer above and separated a distance from the two adjacent ends of the buried lay. The patterned doped region has a second doping concentration of the second conductivity type that is greater than the first doping concentration.Type: GrantFiled: April 19, 2018Date of Patent: September 10, 2019Assignee: NXP USA, Inc.Inventors: Evgueniy Nikolov Stefanov, Patrice Besse, Jean Philippe Laine
-
Patent number: 10297590Abstract: The present disclosure teaches a Field-Effect Transistor (FET) configured as a diode to provide ESD protection. The field-effect transistor has its gate, source, and body connected to a common power supply rail. A low-density doped drain region extends in a length direction beyond the gate sidewall spacers of the transistor to provide a lower leakage current than would otherwise be exhibited by the protection device.Type: GrantFiled: January 8, 2018Date of Patent: May 21, 2019Assignee: NXP USA, Inc.Inventors: Jean-Philippe Laine, Jiang-kai Zuo, Ronghua Zhu, Patrice Besse, Rouying Zhan
-
Publication number: 20180342496Abstract: Semiconductor device and methods for making the devices includes a buried layer of a first conductivity in a substrate in which a distance between two adjacent ends can be selected to achieve a desired breakdown voltage. A deep well having a first doping concentration of a second conductivity type is implanted in an epitaxial layer above the two adjacent ends of the buried layer. A patterned doped region is formed in the deep well and extending into the epitaxial layer above and separated a distance from the two adjacent ends of the buried lay. The patterned doped region has a second doping concentration of the second conductivity type that is greater than the first doping concentration.Type: ApplicationFiled: April 19, 2018Publication date: November 29, 2018Inventors: Evgueniy Nikolov Stefanov, Patrice Besse, Jean Philippe Laine
-
Patent number: 10037986Abstract: An ESD protection structure formed within an isolation trench and comprising a first peripheral semiconductor region of a first doping type, a second semiconductor region of the first doping type, and a semiconductor structure of a second doping type opposite to the first doping type formed to provide lateral isolation between the semiconductor regions of the first doping type and isolation between the further semiconductor region of the first doping type and the isolation trench. The semiconductor structure of the second doping type is formed such that no semiconductor region of the second doping type is formed between a peripheral side of the first semiconductor region of the first doping type and a wall of the isolation trench, and no semiconductor region of the first doping type is in contact with the isolation trench other than the first semiconductor region of the first doping type.Type: GrantFiled: August 19, 2015Date of Patent: July 31, 2018Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Patent number: 10014289Abstract: An ESD protection circuit and device structure comprises five transistors, two PNP and three NPN. The five transistors are coupled together so that a first NPN and PNP pair constitute a first silicon controlled rectifier, SCR. The NPN transistor 102 of the first SCR and a third transistor of NPN type are coupled so that they constitute a Darlington pair. A further NPN and PNP pair are coupled together to form a second SCR with the collector of the PNP transistor of the first SCR being coupled with the emitter of the PNP transistor of the second SCR. The circuit is particularly suitable for high voltage triggering applications and two or more devices may be cascaded in series in order to further increase the triggering voltage.Type: GrantFiled: November 22, 2013Date of Patent: July 3, 2018Assignee: NXP USA, Inc.Inventors: Patrice Besse, Jean-Philippe Laine, Eric Pierre Rolland
-
Patent number: 10002861Abstract: An ESD protection structure formed within a semiconductor substrate of an integrated circuit device. The ESD protection structure comprises a thyristor structure being formed from a first P-doped section forming an anode of the thyristor structure, a first N-doped section forming a collector node of the thyristor structure, a second P-doped section, and a second N-doped section forming a cathode of the thyristor structure. A low-resistance coupling is provided between an upper surface region of the collector node of the thyristor structure and the anode of the thyristor structure.Type: GrantFiled: November 4, 2016Date of Patent: June 19, 2018Assignee: NXP USA, Inc.Inventors: Rouying Zhan, Patrice Besse, Changsoo Hong, Jean-Philippe Laine
-
Patent number: 9960251Abstract: An ESD protection structure comprising a first semiconductor region of a first doping type, a second semiconductor region of the first doping type, a semiconductor structure of a second doping type opposite to the first doping type formed to provide lateral isolation between the first and second semiconductor regions of the first doping type, and a first contact region of the second doping type formed within a surface of the second semiconductor region. A thyristor structure is formed within the ESD protection structure comprising the first contact region of the second doping type, the second semiconductor region of the first doping type, the semiconductor structure of the second doping type, and the first semiconductor region of the first doping type. Wherein no contact region is formed within a surface of the semiconductor structure of the second doping type between the first and second semiconductor regions of the first doping type.Type: GrantFiled: August 19, 2015Date of Patent: May 1, 2018Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Patent number: 9893050Abstract: An ESD protection structure comprising a thyristor structure. The thyristor structure is formed from a first P-doped section comprising a first P-doped well formed within a first region of a P-doped epitaxial layer, a first N-doped section comprising a deep N-well structure, a second P-doped section comprising a second P-doped well formed within a second region of the epitaxial layer, and a second N-doped section comprising an N-doped contact region formed within a surface of the second P-doped well. The ESD protection structure further comprises a P-doped region formed on an upper surface of the deep N-well structure and forming a part of the second P-doped section of the thyristor structure.Type: GrantFiled: November 30, 2015Date of Patent: February 13, 2018Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Publication number: 20170373053Abstract: An ESD protection structure formed within a semiconductor substrate of an integrated circuit device. The ESD protection structure comprises a thyristor structure being formed from a first P-doped section forming an anode of the thyristor structure, a first N-doped section forming a collector node of the thyristor structure, a second P-doped section, and a second N-doped section forming a cathode of the thyristor structure. A low-resistance coupling is provided between an upper surface region of the collector node of the thyristor structure and the anode of the thyristor structure.Type: ApplicationFiled: November 4, 2016Publication date: December 28, 2017Inventors: Rouying Zhan, Patrice Besse, Changsoo Hong, Jean-Philippe Laine
-
Patent number: 9831232Abstract: An electrostatic protection includes a buried layer having an outer region and an inner region which are heavily doped regions of a first conductivity type. The inner region is surrounded by an undoped or lightly doped ring region. The ring region is surrounded by the outer region. The device further includes a semiconductor region over the buried layer, a first well of the first conductivity type in the semiconductor region, a first transistor in the semiconductor region, and a second transistor in the semiconductor region. The first well forms a collector of the first transistor and a collector of the second transistor.Type: GrantFiled: March 2, 2016Date of Patent: November 28, 2017Assignee: NXP USA, Inc.Inventors: Changsoo Hong, Patrice Besse, Jean Philippe Laine, Rouying Zhan
-
Patent number: 9825020Abstract: A semiconductor device is provided which comprises an ESD protection device. The structure of the semiconductor device comprises a p-doped isolated region in which a structure is manufactured which operates as a Silicon Controlled Rectifier which is coupled between an I/O pad and a reference voltage or ground voltage. The semiconductor device also comprises a pnp transistor which is coupled parallel to the Silicon Controlled Rectifier. The base of the transistor is coupled to the gate of the Silicon Controlled Rectifier. In an optional embodiment, the base and gate are also coupled to the I/O pad.Type: GrantFiled: March 1, 2017Date of Patent: November 21, 2017Assignee: NXP USA, Inc.Inventors: Patrice Besse, Alexis Huot-Marchand, Jean-Philippe Laine, Alain Salles
-
Patent number: 9722419Abstract: An electrostatic discharge protection circuit comprises at least two electrostatic discharge protection units connected in series between respective pairs of at least three input terminals, one of the input terminals being a reference input terminal. Each of the units comprises a silicon controlled rectifier and a current mirror. The output of the silicon controlled rectifier constitutes a first output of the respective unit and is connected to an input terminal of the circuit. The output of the current mirror constitutes a second output of the respective unit and is connected with the reference input terminal of the circuit. Thus the units are connected in series but the output terminals of the current mirrors are all connected with the reference input terminal, which may be a ground terminal, so as to minimize the breakdown resistance of the circuit.Type: GrantFiled: May 4, 2015Date of Patent: August 1, 2017Assignee: NXP USA, Inc.Inventors: Patrice Besse, Philippe Givelin, Jean Philippe Laine
-
Patent number: 9704849Abstract: An ESD protection device comprising an SCR-type circuit including a PNP transistor and NPN transistor incorporates a Zener diode which permits the circuit to operate at comparatively low trigger voltage thresholds. Zener diode breakdown voltage is controlled by doping levels in a doped area of an N-type well. One or more diodes connected in series between the SCR circuit and the input/output terminal of the device advantageously raises the snapback voltage of the SCR circuit. The use of nitride spacers between doped regions instead of gate oxide technology significantly reduces unwanted leakage currents.Type: GrantFiled: October 18, 2013Date of Patent: July 11, 2017Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Publication number: 20170179111Abstract: A semiconductor device is provided which comprises an ESD protection device. The structure of the semiconductor device comprises a p-doped isolated region in which a structure is manufactured which operates as a Silicon Controlled Rectifier which is coupled between an I/O pad and a reference voltage or ground voltage. The semiconductor device also comprises a pnp transistor which is coupled parallel to the Silicon Controlled Rectifier. The base of the transistor is coupled to the gate of the Silicon Controlled Rectifier. In an optional embodiment, the base and gate are also coupled to the I/O pad.Type: ApplicationFiled: March 1, 2017Publication date: June 22, 2017Applicant: NXP USA, Inc.Inventors: PATRICE BESSE, ALEXIS HUOT-MARCHAND, JEAN-PHILIPPE LAINE, ALAIN SALLES
-
Patent number: 9620495Abstract: A semiconductor device is provided which comprises an ESD protection device. The structure of the semiconductor device comprises a p-doped isolated region in which a structure is manufactured which operates as a Silicon Controlled Rectifier which is coupled between an I/O pad and a reference voltage or ground voltage. The semiconductor device also comprises a pnp transistor which is coupled parallel to the Silicon Controlled Rectifier. The base of the transistor is coupled to the gate of the Silicon Controlled Rectifier. In an optional embodiment, the base and gate are also coupled to the I/O pad.Type: GrantFiled: September 12, 2012Date of Patent: April 11, 2017Assignee: NXP USA, Inc.Inventors: Patrice Besse, Alexis Huot-Marchand, Jean-Philippe Laine, Alain Salles
-
Publication number: 20170098644Abstract: An electrostatic protection includes a buried layer having an outer region and an inner region which are heavily doped regions of a first conductivity type. The inner region is surrounded by an undoped or lightly doped ring region. The ring region is surrounded by the outer region. The device further includes a semiconductor region over the buried layer, a first well of the first conductivity type in the semiconductor region, a first transistor in the semiconductor region, and a second transistor in the semiconductor region. The first well forms a collector of the first transistor and a collector of the second transistor.Type: ApplicationFiled: March 2, 2016Publication date: April 6, 2017Inventors: CHANGSOO HONG, PATRICE BESSE, JEAN PHILIPPE LAINE, ROUYING ZHAN
-
Patent number: 9614369Abstract: An electrostatic discharge (ESD) device is disclosed having two PNP transistors. During a high-voltage ESD event a parasitic NPN transistor couples to one of the two PNP transistors to provide ESD protection.Type: GrantFiled: August 26, 2015Date of Patent: April 4, 2017Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Publication number: 20170005081Abstract: An ESD protection structure comprising a thyristor structure. The thyristor structure is formed from a first P-doped section comprising a first P-doped well formed within a first region of a P-doped epitaxial layer, a first N-doped section comprising a deep N-well structure, a second P-doped section comprising a second P-doped well formed within a second region of the epitaxial layer, and a second N-doped section comprising an N-doped contact region formed within a surface of the second P-doped well. The ESD protection structure further comprises a P-doped region formed on an upper surface of the deep N-well structure and forming a part of the second P-doped section of the thyristor structure.Type: ApplicationFiled: November 30, 2015Publication date: January 5, 2017Inventors: Jean Philippe LAINE, Patrice BESSE