Patents by Inventor Jen-I Lai
Jen-I Lai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240155823Abstract: A method for fabricating a crown capacitor includes: forming a first supporting layer over a substrate; forming a second supporting layer above the first supporting layer; alternately stacking first and second sacrificial layers between the first and second supporting layers to collectively form a stacking structure; forming a recess extending through the stacking structure; performing an etching process to the first sacrificial layers at a first etching rate and the second sacrificial layers at a second etching rate greater than the first etching rate, such that each second sacrificial layer and immediately-adjacent two of the first sacrificial layers collectively define a concave portion; forming a first electrode layer over a surface of the recess in which the first electrode layer has a wavy structure; removing the first and second sacrificial layers; and forming a dielectric layer and a second electrode layer over the first electrode layer.Type: ApplicationFiled: January 12, 2024Publication date: May 9, 2024Inventors: Jen-I LAI, Chun-Heng WU
-
Patent number: 11910588Abstract: A method for fabricating a crown capacitor includes: forming a first supporting layer over a substrate; forming a second supporting layer above the first supporting layer; alternately stacking first and second sacrificial layers between the first and second supporting layers to collectively form a stacking structure; forming a recess extending through the stacking structure; performing an etching process to the first sacrificial layers at a first etching rate and the second sacrificial layers at a second etching rate greater than the first etching rate, such that each second sacrificial layer and immediately-adjacent two of the first sacrificial layers collectively define a concave portion; forming a first electrode layer over a surface of the recess in which the first electrode layer has a wavy structure; removing the first and second sacrificial layers; and forming a dielectric layer and a second electrode layer over the first electrode layer.Type: GrantFiled: December 8, 2021Date of Patent: February 20, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Jen-I Lai, Chun-Heng Wu
-
Publication number: 20240049439Abstract: A method of forming semiconductor structure includes forming a dielectric stack over a substrate. A mask layer is formed over the dielectric stack. A first opening is formed in the mask layer to expose dielectric stack. A second opening is formed in the dielectric stack to expose the substrate, wherein the second opening is communicated with the first opening. A fill layer is formed in the first opening and the second opening. The mask layer and the fill layer are removed such that sidewalls of the dielectric stack are exposed. A capacitor is formed in the second opening of the dielectric stack.Type: ApplicationFiled: August 8, 2022Publication date: February 8, 2024Inventors: Chia Che CHIANG, Jen-I LAI, Chun-Heng WU
-
Patent number: 11832437Abstract: The present disclosure provides to a semiconductor memory device. The semiconductor memory device includes a substrate having a cell area and a peripheral area; and a first bit line structure disposed on and protruding from a surface of the cell area. The first bit line structure is sandwiched by a pair of air gaps and a barrier layer is conformally overlaying the air gaps adjacent to the sidewalls of the first bit line structure and the cell area. The first bit line structure has a sidewall and an ascending top portion, and a landing pad is disposed over the ascending top portion and the sidewalls of the first bit line structure. The landing pad has an inclined surface corresponding to the ascending top portion of the first bit line structure.Type: GrantFiled: December 9, 2021Date of Patent: November 28, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Hao-Chan Lo, Hsing-Han Wu, Jr-Chiuan Wang, Jen-I Lai, Chun-Heng Wu
-
Patent number: 11715634Abstract: The disclosure provides a pattern collapse free wet clean process for fabricating semiconductor devices. By performing post reactive ion etching (RIE) using a fluorine-containing gas such as C2F6, followed by cleaning in a single wafer cleaner (SWC) with diluted hydrofluoric acid (HF) or in a solution of ammonia and HF, a substrate with multiple pattern collapse free high aspect ratio shallow trench isolation (STI) features can be obtained.Type: GrantFiled: April 28, 2021Date of Patent: August 1, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Rou-Wei Wang, Jen-I Lai, Chun-Heng Wu, Jr-Chiuan Wang, Chia-Che Chiang
-
Patent number: 11706913Abstract: The present disclosure provides to a method for manufacturing a semiconductor memory device. The method includes receiving a substrate including a cell area and a peripheral area; forming a first bit line structure on a surface of the cell area; depositing a landing pad above the barrier layer and on the top surface of the first bit line structure; removing a top corner of the landing pad to form an inclined surface connecting a top surface of the landing pad to a sidewall of the landing pad; etching the nitride layer of the first bit line structure and the spacer nitride layer from the top opening so as to form a concavity; etching the spacer oxide layer from the concavity to form an air gap; and depositing a silicon nitride layer to seal the air gap.Type: GrantFiled: December 9, 2021Date of Patent: July 18, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Hao-Chan Lo, Hsing-Han Wu, Jr-Chiuan Wang, Jen-I Lai, Chun-Heng Wu
-
Patent number: 11688611Abstract: A method for manufacturing a capacitor includes: providing a substrate and a multilayer structure; forming a recess in the multilayer structure; forming a first electrode layer on a surface of the recess; performing a selective etching treatment to remove the first and second stack material layers; performing a selective vapor phase etching treatment to the first electrode layer to form a smaller thickness of the first electrode layer; and forming a dielectric layer and a second electrode layer in which the dielectric layer is between the first and second electrode layer.Type: GrantFiled: July 20, 2020Date of Patent: June 27, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Jen-I Lai, Chun-Heng Wu
-
Publication number: 20230189507Abstract: The present disclosure provides to a method for manufacturing a semiconductor memory device. The method includes receiving a substrate including a cell area and a peripheral area; forming a first bit line structure on a surface of the cell area; depositing a landing pad above the barrier layer and on the top surface of the first bit line structure; removing a top corner of the landing pad to form an inclined surface connecting a top surface of the landing pad to a sidewall of the landing pad; etching the nitride layer of the first bit line structure and the spacer nitride layer from the top opening so as to form a concavity; etching the spacer oxide layer from the concavity to form an air gap; and depositing a silicon nitride layer to seal the air gap.Type: ApplicationFiled: December 9, 2021Publication date: June 15, 2023Inventors: HAO-CHAN LO, HSING-HAN WU, JR-CHIUAN WANG, JEN-I LAI, CHUN-HENG WU
-
Publication number: 20230189500Abstract: The present disclosure provides to a semiconductor memory device. The semiconductor memory device includes a substrate having a cell area and a peripheral area; and a first bit line structure disposed on and protruding from a surface of the cell area. The first bit line structure is sandwiched by a pair of air gaps and a barrier layer is conformally overlaying the air gaps adjacent to the sidewalls of the first bit line structure and the cell area. The first bit line structure has a sidewall and an ascending top portion, and a landing pad is disposed over the ascending top portion and the sidewalls of the first bit line structure. The landing pad has an inclined surface corresponding to the ascending top portion of the first bit line structure.Type: ApplicationFiled: December 9, 2021Publication date: June 15, 2023Inventors: HAO-CHAN LO, HSING-HAN WU, JR-CHIUAN WANG, JEN-I LAI, CHUN-HENG WU
-
Publication number: 20230095867Abstract: A method of manufacturing a semiconductor structure includes a number of operations. A first oxide layer is provided on a semiconductor integrated circuit. A conductive layer of the semiconductor integrated circuit is exposed from a top surface of the first oxide layer. An etch stop layer is formed on the top surface of the first oxide layer. A second oxide layer is formed on the etch stop layer. A through via is formed extending through the second oxide layer and the etch stop layer to expose the conductive layer. Acid is provided on the conductive layer to form a protective layer on the conductive layer. The protective layer includes a compound of the acid and material of the conductive layer. A fence of the second oxide layer at an edge on the through via is removed at the through via by a hydrofluoric acid etching.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Inventors: Chun-Wei Wang, Jen-I Lai, Rou-Wei Wang
-
Publication number: 20230030843Abstract: The disclosure provides a semiconductor structure comprising a plurality of bit line structures and a method for manufacturing the same. In the present disclosure, by allowing at least one of the bit line structures to have a width at its top less than a width at its bottom, the semiconductor structure may have an increased total tungsten volume. The contact surface between the bit line structures and the landing pad is increased, so the landing pad resistance can be decreased. Therefore, the performance of the semiconductor structure can be enhanced.Type: ApplicationFiled: July 30, 2021Publication date: February 2, 2023Inventors: ROU-WEI WANG, CHUN-HENG WU, JEN-I LAI
-
Publication number: 20220351961Abstract: The disclosure provides a pattern collapse free wet clean process for fabricating semiconductor devices. By performing post reactive ion etching (RIE) using a fluorine-containing gas such as C2F6, followed by cleaning in a single wafer cleaner (SWC) with diluted hydrofluoric acid (HF) or in a solution of ammonia and HF, a substrate with multiple pattern collapse free high aspect ratio shallow trench isolation (STI) features can be obtained.Type: ApplicationFiled: April 28, 2021Publication date: November 3, 2022Inventors: Rou-Wei WANG, Jen-I LAI, Chun-Heng WU, Jr-Chiuan WANG, Chia-Che CHIANG
-
Patent number: 11488957Abstract: The present disclosure provides a semiconductor structure having a memory structure and a method for manufacturing the semiconductor structure. The semiconductor structure includes a first layer, a second layer over the first layer, a third layer over the second layer, and a trench capacitor. The trench capacitor is disposed in a trench penetrating the first layer, the second layer, and the third layer. The trench capacitor includes a bottom metal layer, a middle insulating layer, and a top metal layer. The bottom metal layer covers a side wall of the first layer, a side wall of the second layer, and a first portion of a side wall of the third layer. The middle insulating layer covers the bottom metal layer and a second portion of the side wall of the third layer. The top metal layer covers the middle insulating layer.Type: GrantFiled: April 27, 2021Date of Patent: November 1, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Li-Han Lin, Jen-I Lai, Chun-Heng Wu
-
Publication number: 20220344340Abstract: The present disclosure provides a semiconductor structure having a memory structure and a method for manufacturing the semiconductor structure. The semiconductor structure includes a first layer, a second layer over the first layer, a third layer over the second layer, and a trench capacitor. The trench capacitor is disposed in a trench penetrating the first layer, the second layer, and the third layer. The trench capacitor includes a bottom metal layer, a middle insulating layer, and a top metal layer. The bottom metal layer covers a side wall of the first layer, a side wall of the second layer, and a first portion of a side wall of the third layer. The middle insulating layer covers the bottom metal layer and a second portion of the side wall of the third layer. The top metal layer covers the middle insulating layer.Type: ApplicationFiled: April 27, 2021Publication date: October 27, 2022Inventors: Li-Han LIN, Jen-I LAI, Chun-Heng WU
-
Patent number: 11462539Abstract: A method for fabricating a crown capacitor includes: forming a first supporting layer over a substrate; forming a second supporting layer above the first supporting layer; alternatively stacking first and second sacrificial layers between the first and second supporting layers to collectively form a stacking structure; forming a recess extending through the stacking structure; performing an etching process to the first sacrificial layers at a first etching rate and the second sacrificial layers at a second etching rate greater than the first etching rate, such that each second sacrificial layer and immediately-adjacent two of the first sacrificial layers collectively define a concave portion; forming a first electrode layer over a surface of the recess in which the first electrode layer has a wavy structure; removing the first and second sacrificial layers; and forming a dielectric layer and a second electrode layer over the first electrode layer.Type: GrantFiled: September 3, 2020Date of Patent: October 4, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Jen-I Lai, Chun-Heng Wu
-
Patent number: 11456177Abstract: A method of manufacturing a semiconductor device is provided. A precursor structure is formed, in which the precursor structure includes a patterned substrate having at least one trench therein, an oxide layer covering the patterned substrate, and a nitride layer on the oxide layer and exposing a portion of the oxide layer in the trench. A first barrier layer and a first gate structure is formed on the oxide layer. A portion of the first barrier layer is removed with an etchant including CF4, C2F6, C3F8, C4F8, F2, NF3, SF6, CHF3, HF, COF2, ClF3 or H2O2 to expose a sidewall of the oxide layer. A second barrier layer is formed on the first gate structure and the oxide layer. A portion of the second barrier layer is removed with the etchant. A second gate structure is formed on the second barrier layer.Type: GrantFiled: September 22, 2020Date of Patent: September 27, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Jen-I Lai, Chun-Heng Wu, Rou-Wei Wang
-
Publication number: 20220102347Abstract: A method for fabricating a crown capacitor includes: forming a first supporting layer over a substrate; forming a second supporting layer above the first supporting layer; alternately stacking first and second sacrificial layers between the first and second supporting layers to collectively form a stacking structure; forming a recess extending through the stacking structure; performing an etching process to the first sacrificial layers at a first etching rate and the second sacrificial layers at a second etching rate greater than the first etching rate, such that each second sacrificial layer and immediately-adjacent two of the first sacrificial layers collectively define a concave portion; forming a first electrode layer over a surface of the recess in which the first electrode layer has a wavy structure; removing the first and second sacrificial layers; and forming a dielectric layer and a second electrode layer over the first electrode layer.Type: ApplicationFiled: December 8, 2021Publication date: March 31, 2022Inventors: Jen-I LAI, Chun-Heng WU
-
Publication number: 20220093402Abstract: A method of manufacturing a semiconductor device is provided. A precursor structure is formed, in which the precursor structure includes a patterned substrate having at least one trench therein, an oxide layer covering the patterned substrate, and a nitride layer on the oxide layer and exposing a portion of the oxide layer in the trench. A first barrier layer and a first gate structure is formed on the oxide layer. A portion of the first barrier layer is removed with an etchant including CF4, C2F6, C3F8, C4F8, F2, NF3, SF6, CHF3, HF, COF2, ClF3 or H2O2 to expose a sidewall of the oxide layer. A second barrier layer is formed on the first gate structure and the oxide layer. A portion of the second barrier layer is removed with the etchant. A second gate structure is formed on the second barrier layer.Type: ApplicationFiled: September 22, 2020Publication date: March 24, 2022Inventors: Jen-I LAI, Chun-Heng WU, Rou-Wei WANG
-
Publication number: 20220069070Abstract: A method for fabricating a crown capacitor includes: forming a first supporting layer over a substrate; forming a second supporting layer above the first supporting layer; alternatively stacking first and second sacrificial layers between the first and second supporting layers to collectively form a stacking structure; forming a recess extending through the stacking structure; performing an etching process to the first sacrificial layers at a first etching rate and the second sacrificial layers at a second etching rate greater than the first etching rate, such that each second sacrificial layer and immediately-adjacent two of the first sacrificial layers collectively define a concave portion; forming a first electrode layer over a surface of the recess in which the first electrode layer has a wavy structure; removing the first and second sacrificial layers; and forming a dielectric layer and a second electrode layer over the first electrode layer.Type: ApplicationFiled: September 3, 2020Publication date: March 3, 2022Inventors: Jen-I LAI, Chun-Heng WU
-
Patent number: 11239071Abstract: A method of processing a semiconductor device including following operation is provided. A substrate is provided. The substrate is then processed with a treating solution, in which the treating solution includes liquid carbon dioxide and an additive. The treating solution is then displaced by a supercritical fluid carbon dioxide. The substrate is then dried by transforming the supercritical fluid carbon dioxide to gaseous carbon dioxide.Type: GrantFiled: December 3, 2020Date of Patent: February 1, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Jen-I Lai, Chun-Heng Wu