Patents by Inventor Jenny Lian
Jenny Lian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8518820Abstract: Mask sets, layout design, and methods for forming contacts in devices are described. In one embodiment, a semiconductor device includes a plurality of contacts disposed over a substrate, the plurality of contacts being disposed as rows and columns on an orthogonal grid, each row of the plurality of contacts is spaced from an neighboring row of the plurality of contacts by a first distance, and each column of the plurality of contacts is spaced from an neighboring column of the plurality of contacts by a second distance.Type: GrantFiled: November 21, 2011Date of Patent: August 27, 2013Assignee: Infineon Technologies AGInventors: Roberto Schiwon, Klaus Herold, Jenny Lian, Sajan Marokkey, Martin Ostermayr
-
Publication number: 20120070977Abstract: Mask sets, layout design, and methods for forming contacts in devices are described. In one embodiment, a semiconductor device includes a plurality of contacts disposed over a substrate, the plurality of contacts being disposed as rows and columns on an orthogonal grid, each row of the plurality of contacts is spaced from an neighboring row of the plurality of contacts by a first distance, and each column of the plurality of contacts is spaced from an neighboring column of the plurality of contacts by a second distance.Type: ApplicationFiled: November 21, 2011Publication date: March 22, 2012Applicant: Infineon Technologies AGInventors: Roberto Schiwon, Klaus Herold, Jenny Lian, Sajan Marokkey, Martin Ostermayr
-
Publication number: 20100187611Abstract: Mask sets, layout design, and methods for forming contacts in devices are described. In one embodiment, a semiconductor device includes a plurality of contacts disposed over a substrate, the plurality of contacts being disposed as rows and columns on an orthogonal grid, each row of the plurality of contacts is spaced from an neighboring row of the plurality of contacts by a first distance, and each column of the plurality of contacts is spaced from an neighboring column of the plurality of contacts by a second distance.Type: ApplicationFiled: January 27, 2009Publication date: July 29, 2010Inventors: Roberto Schiwon, Klaus Herold, Jenny Lian, Sajan Marokkey, Martin Ostermayr
-
Patent number: 7674703Abstract: Mask sets, layout design, and methods for forming contacts in devices are described. In one embodiment, a method of manufacturing a semiconductor device includes a exposing a first photo resist layer using a first light beam thereby forming first features. The first exposure is performed by the first light beam passing through a first dipole illuminator and then a first mask. A dipole axis of the first dipole illuminator is oriented in a first direction. After exposing the first photo resist layer, forming second features using a second exposure with a second light beam. The second exposure is performed by the second light beam passing through a second dipole illuminator and then a second mask. A dipole axis of the second dipole illuminator is oriented in a second direction. The first direction and the second direction are not perpendicular. The first and the second features comprise a pattern for forming contact holes.Type: GrantFiled: January 27, 2009Date of Patent: March 9, 2010Assignee: Infineon Technologies AGInventors: Roberto Schiwon, Klaus Herold, Jenny Lian, Sajan Marokkey, Martin Ostermayr
-
Patent number: 7316980Abstract: Ferrocapacitors having a vertical structure are formed by a process in which a ferroelectric layer is deposited over an insulator. In a first etching stage, the ferroelectric material is etched to form openings in it, leaving the insulating layer substantially intact. Then a conductive layer is deposited into the openings formed in the ferroelectric layer, forming electrodes on the sides of the openings. Further etching is performed to form gaps in the Al2O3 layer, for making connections to conductive elements beneath it. Thus, by the time the second etching step is performed; there are already electrodes overlying the sides of the ferroelectric material, without insulating fences in between.Type: GrantFiled: October 2, 2003Date of Patent: January 8, 2008Assignee: Infineon Technologies AGInventors: Haoren Zhuang, Ulrich Egger, Rainer Bruchhaus, Karl Hornik, Jenny Lian, Stefan Gernhardt
-
Patent number: 7071506Abstract: A ferroelectric capacitor device comprises a substrate, a contact plug passing through the substrate, a first electrode formed on the substrate, the first electrode being electrically connected to said plug, a ferroelectric layer formed on the first electrode, a second electrode formed on the ferroelectric layer, one or more first encapsulation layers on the second electrode, the encapsulation layers extending over the device, and one or more hydrogen storage material layers on the encapsulation layers. One or more second encapsulation layers may be formed on the one or more hydrogen storage material layers.Type: GrantFiled: September 5, 2003Date of Patent: July 4, 2006Assignee: Infineon Technologies AGInventors: Bum-Ki Moon, Karl Hornik, Haoren Zhuang, Ulrich Egger, Jenny Lian, Andreas Hilliger
-
Patent number: 7041551Abstract: A device and method for forming a capacitor device comprises forming a substrate, forming a first interlayer dielectric layer on the substrate and forming two or more contact plugs through the substrate. A conducting layer is formed on the first interlayer dielectric layer and an electrode is formed on alternate ones of the contact plugs by etching the conducting layer. The etched electrodes are then coated with a ferroelectric layer. The ferroelectric layer is etched from the surfaces separating the contact plugs and additional electrodes are created by filling the spaces between the electrodes on alternate ones of the contact plugs with a conductive material to establish electrical contact between the plugs and the electrodes.Type: GrantFiled: September 30, 2003Date of Patent: May 9, 2006Assignee: Infineon Technologies AGInventors: Haoren Zhuang, Nicolas Nagel, Jenny Lian, Rainer Bruchhaus
-
Patent number: 7002196Abstract: A ferroelectric capacitor device, such as an FeRAM device is formed of a substrate having one or more contact plugs extending therethrough, and a first interlayer dielectric layer formed on the substrate. A spacer layer is formed on the first interlayer dielectric layer, a first oxygen barrier layer is formed on the spacer layer and a buffer layer is formed on the first oxygen barrier layer. A layer of liner material is formed on the buffer layer between the buffer layer and the contact plugs and a dielectric layer is sandwiched between a first electrode and a second electrode. A second oxygen barrier layer is applied to the device. The spacer layer should prevent any oxidation from reaching the interface between the liner material and the contact plugs as this interface is located beneath the first oxygen barrier layer. As a result, the electrical contact is not damaged.Type: GrantFiled: November 13, 2003Date of Patent: February 21, 2006Assignee: Infineon Technologies AGInventors: Andreas Hilliger, Jenny Lian
-
Patent number: 7001781Abstract: A method for fabricating a device and a device, such as a ferroelectric capacitor, having a substrate, a contact plug through the substrate, a first barrier layer on the substrate, a first electrode on the first barrier layer, a dielectric layer on the first electrode, and a second electrode on the dielectric layer, comprises etching the second electrode and the dielectric layer of the device using a first hardmask, to shape the second electrode and the dielectric layer. The first hardmask is then removed and one or more encapsulating layers are applied to the second electrode and the dielectric layer. A further hardmask is applied to the one or more encapsulating layers. The first electrode is then etched according to the second hardmask down to the first barrier layer and the second hardmask is then removed from the one or more encapsulating layers.Type: GrantFiled: September 26, 2003Date of Patent: February 21, 2006Assignee: Infineon Technologies AGInventors: Jenny Lian, Ulrich Egger, Haoren Zhuang
-
Patent number: 6946735Abstract: The invention includes a wafer having a poly silicon plug passing through a CP-contact. The poly silicon plug is formed from a relatively heavily doped poly silicon layer and a relatively lightly doped poly silicon layer. The relatively lightly doped poly silicon layer passes through the relatively heavily doped poly silicon layer to extend beyond the relatively heavily doped poly silicon layer towards the surface of the wafer. A barrier layer covers top and side walls of the relatively lightly doped poly silicon layer for reducing oxidation at the surface of the poly silicon plug. The wafer is fabricated by depositing a relatively heavily doped poly silicon layer in a CP-contact, depositing a relatively lightly doped poly silicon layer to pass through the relatively heavily doped poly silicon layer, and depositing a barrier layer to cover top and side walls of the relatively lightly doped poly silicon layer to reduce oxidation at the surface of the poly silicon plug.Type: GrantFiled: November 29, 2002Date of Patent: September 20, 2005Assignee: Infineon AGInventors: Stefan Gernhardt, Jenny Lian, Andreas Hilliger, Rainer Bruchhaus, Uwe Wellhausen, Nicolas Nagel
-
Publication number: 20050106759Abstract: A ferroelectric capacitor device, such as an FeRAM device is formed of a substrate having one or more contact plugs extending therethrough, and a first interlayer dielectric layer formed on the substrate. A spacer layer is formed on the first interlayer dielectric layer, a first oxygen barrier layer is formed on the spacer layer and a buffer layer is formed on the first oxygen barrier layer. A layer of liner material is formed on the buffer layer between the buffer layer and the contact plugs and a dielectric layer is sandwiched between a first electrode and a second electrode. A second oxygen barrier layer is applied to the device. The spacer layer should prevent any oxidation from reaching the interface between the liner material and the contact plugs as this interface is located beneath the first oxygen barrier layer. As a result, the electrical contact is not damaged.Type: ApplicationFiled: November 13, 2003Publication date: May 19, 2005Inventors: Andreas Hilliger, Jenny Lian
-
Publication number: 20050084984Abstract: A vertical capacitor of an FeRAM device is formed by depositing conductive material and etching it to form electrodes, which are located over openings in an insulating layer so that they are electrically connected to lower levels of the structure. A layer of ferroelectric material is formed on the sides of the electrodes, and etched to a desired, uniform thickness. Conductive material is deposited over the ferroelectric material to form a uniform surface onto which another insulating layer can be deposited. Since this process does not include etching of an insulating layer at a time between the formation of the electrodes and the deposition of the ferroelectric material, no fences of insulating material are formed between them. The geometry can be accurately controlled, to give uniform electric fields and reliable operating parameters.Type: ApplicationFiled: October 2, 2003Publication date: April 21, 2005Inventors: Haoren Zhuang, Rainer Bruchhaus, Ulrich Egger, Jenny Lian, Nicolas Nagel
-
Publication number: 20050074979Abstract: Ferrocapacitors having a vertical structure are formed by a process in which a ferroelectric layer is deposited over an insulator. In a first etching stage, the ferroelectric material is etched to form openings in it, leaving the insulating layer substantially intact. Then a conductive layer is deposited into the openings formed in the ferroelectric layer, forming electrodes on the sides of the openings. Further etching is performed to form gaps in the Al2O3 layer, for making connections to conductive elements beneath it. Thus, by the time the second etching step is performed; there are already electrodes overlying the sides of the ferroelectric material, without insulating fences in between.Type: ApplicationFiled: October 2, 2003Publication date: April 7, 2005Inventors: Haoren Zhuang, Ulrich Egger, Rainer Bruchhaus, Karl Hornik, Jenny Lian, Stefan Gernhardt
-
Publication number: 20050067649Abstract: A method for fabricating a device and a device, such as a ferroelectric capacitor, having a substrate, a contact plug through the substrate, a first barrier layer on the substrate, a first electrode on the first barrier layer, a dielectric layer on the first electrode, and a second electrode on the dielectric layer, comprises etching the second electrode and the dielectric layer of the device using a first hardmask, to shape the second electrode and the dielectric layer. The first hardmask is then removed and one or more encapsulating layers are applied to the second electrode and the dielectric layer. A further hardmask is applied to the one or more encapsulating layers. The first electrode is then etched according to the second hardmask down to the first barrier layer and the second hardmask is then removed from the one or more encapsulating layers.Type: ApplicationFiled: September 26, 2003Publication date: March 31, 2005Inventors: Jenny Lian, Ulrich Egger, Haoren Zhuang
-
Publication number: 20050067644Abstract: A device and method for forming a capacitor device comprises forming a substrate, forming a first interlayer dielectric layer on the substrate and forming two or more contact plugs through the substrate. A conducting layer is formed on the first interlayer dielectric layer and an electrode is formed on alternate ones of the contact plugs by etching the conducting layer. The etched electrodes are then coated with a ferroelectric layer. The ferroelectric layer is etched from the surfaces separating the contact plugs and additional electrodes are created by filling the spaces between the electrodes on alternate ones of the contact plugs with a conductive material to establish electrical contact between the plugs and the electrodes.Type: ApplicationFiled: September 30, 2003Publication date: March 31, 2005Inventors: Haoren Zhuang, Nicolas Nagel, Jenny Lian, Rainer Bruchhaus
-
Publication number: 20050051819Abstract: A ferroelectric capacitor device comprises a substrate, a contact plug passing through the substrate, a first electrode formed on the substrate, the first electrode being electrically connected to said plug, a ferroelectric layer formed on the first electrode, a second electrode formed on the ferroelectric layer, one or more first encapsulation layers on the second electrode, the encapsulation layers extending over the device, and one or more hydrogen storage material layers on the encapsulation layers. One or more second encapsulation layers may be formed on the one or more hydrogen storage material layers.Type: ApplicationFiled: September 5, 2003Publication date: March 10, 2005Inventors: Bum-Ki Moon, Karl Hornik, Haoren Zhuang, Ulrich Egger, Jenny Lian, Andreas Hilliger
-
Publication number: 20050023178Abstract: A bag (1) has side walls (3, 4) that are substantially impervious to moisture. The bag has an opening (6) at one end that is adapted to be sealed. A portion (11) of a side wall includes a substantially transparent material (12) which is substantially impervious to moisture. A moisture indicating material (13) is mounted within the bag adjacent to the transparent material (12) to enable the moisture indicating material (13) to be viewed through the transparent material (12), and at least a portion of the moisture indicating material (13) is exposed to air within the bag (1).Type: ApplicationFiled: April 16, 2004Publication date: February 3, 2005Inventors: Najib Surattee, Tak Thang, Benedict Ping Loh, Bee Ng, Jenny Lian Ong, Bernard Cheong Yeong, Ching Tye
-
Publication number: 20040163233Abstract: A fabrication process for ferroelectric capacitors includes forming openings 23, 30, in the device, into which electrically conductive material 28, 37 can be inserted to form electrical connections within the device. The surface of each opening is coated with a layer 24, 34 of getter material which absorbs contaminants 25, 31, 33 formed during the opening process. This means that in subsequent processing steps the contaminants do not vagabond towards the ferroelectric layers 7 of the device where they might otherwise cause damage, for example during a subsequent crystallisation stage.Type: ApplicationFiled: February 26, 2003Publication date: August 26, 2004Inventors: Stefan Gernhardt, Osamu Hidaka, Jenny Lian, Rainer Bruchhaus, Andreas Hilliger, Nicolas Nagel
-
Publication number: 20040104471Abstract: The invention includes a wafer having a poly silicon plug passing through a CP-contact. The poly silicon plug is formed from a relatively heavily doped poly silicon layer and a relatively lightly doped poly silicon layer. The relatively lightly doped poly silicon layer passes through the relatively heavily doped poly silicon layer to extend beyond the relatively heavily doped poly silicon layer towards the surface of the wafer. A barrier layer covers top and side walls of the relatively lightly doped poly silicon layer for reducing oxidation at the surface of the poly silicon plug. The wafer is fabricated by depositing a relatively heavily doped poly silicon layer in a CP-contact, depositing a relatively lightly doped poly silicon layer to pass through the relatively heavily doped poly silicon layer, and depositing a barrier layer to cover top and side walls of the relatively lightly doped poly silicon layer to reduce oxidation at the surface of the poly silicon plug.Type: ApplicationFiled: November 29, 2002Publication date: June 3, 2004Inventors: Stefan Gernhardt, Jenny Lian, Andreas Hilliger, Rainer Bruchhaus, Uwe Wellhausen, Nicolas Nagel
-
Patent number: 6734057Abstract: A method of forming a ferroelectric capacitor, in particular for use in a FeRAM or high-k DRAM application, and a capacitor made by the method. The method comprises forming a first layer which is patterned, for example by a reactive ion etching method. A ferroelectric material is then formed over the patterned first layer. The morphology of the ferroelectric material will be dependent upon the patterning of the first layer. The ferroeletric layer is then patterned, for example using a wet etching or a reactive ion etching method. The etching will depend upon the morphology of the ferroelectric layer. After etching the ferroelectric layer, a conductive layer is provided over the ferroelectric layer to form a first electrode of the capacitor. If the first layer is a conductive layer, this forms the second electrode. If the first layer is a non-conductive layer, the conductive layer is patterned to form both the first and second electrodes.Type: GrantFiled: September 27, 2002Date of Patent: May 11, 2004Assignee: Infineon Technologies AGInventors: Jenny Lian, Haoren Zhuang, Ulrich Egger, Karl Hornik