Patents by Inventor Jeong Wook Kim
Jeong Wook Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120085963Abstract: Disclosed herein are a ferrite composition for a high frequency bead in that a part of Fe in M-type hexagonal ferrite represented by BaFe12O19 is substituted with at least one metal selected from a group consisting of 2-valence, 3-valence and 4-valence metals, as well as a chip bead material using the same. According to embodiments of the present invention, the dielectric composition is characterized in that a part of Fe as a constituent of M-type hexagonal barium ferrite is substituted by other metals, to thus decrease a sintering temperature to 920° C. or less without using any additive for low temperature sintering. Moreover, because of high SRF properties, the inventive composition is applicable to a multilayer type chip bead used at a high frequency of more than several hundreds MHz and a magnetic antenna.Type: ApplicationFiled: October 3, 2011Publication date: April 12, 2012Inventors: Sung Yong AN, Jin Woo HAHN, Jeong Wook KIM, Sung Lyoung KIM, So Yeon SONG, Soo Hwan SON, Ic Seob KIM
-
Patent number: 8154547Abstract: A method and system for an early Z test in a tile-based three-dimensional rendering is provided. In the method and system for an early Z test, a portion which is not displayed to a user is removed prior to performing a rasterization process, and thereby performing the 3D rendering efficiently. The method includes segmenting a scene into tiles for performing a rendering with respect to a triangle; selecting a first tile of the tiles, which has a tile Z value less than a minimum Z value of the triangle; and performing the rendering with respect to the triangle in remaining tiles excluding the selected first tile of the tiles.Type: GrantFiled: April 20, 2011Date of Patent: April 10, 2012Assignee: Samsung Electronics, Co., Ltd.Inventors: Kyoung June Min, Jong Myon Kim, Hee Seok Kim, Jeong Wook Kim, Suk Jin Kim
-
Publication number: 20120060218Abstract: Provided is a system for blocking session initiation protocol (SIP)-based abnormal traffic. The system includes: a policy database (DB) in which allowed traffic is stored according to transmission priority; an abnormal traffic response module which receives traffic from a first network and transmits only portions of the received traffic, which match the allowed traffic stored in the policy DB, to a second network in order of transmission priority; and an abnormal traffic detection module which analyzes the traffic received from the first network and provides an activation signal to the abnormal traffic response module when detecting that the received traffic is abnormal traffic, wherein the abnormal traffic response module transmits the portions of the received traffic, which match the allowed traffic stored in the policy DB, to the second network such that the sum of the portions transmitted to the second network does not exceed a maximum allowed traffic limit.Type: ApplicationFiled: November 10, 2010Publication date: March 8, 2012Inventors: JEONG-WOOK KIM, Hwan-Kuk Kim, Kyoung-Hee Ko, Chang-Yong Lee, Hyun-Cheol Jeong
-
Publication number: 20120036579Abstract: Provided is a system for detecting abnormal traffic on a network. The system includes: a receiving module which receives session initiation protocol (SIP) traffic information from a network; a decoding module which receives the SIP traffic information from the receiving module and decodes the received SIP traffic information; a traffic information database (DB) which receives the decoded SIP traffic information from the decoding module and stores the received SIP traffic information; an analysis traffic information DB which collects information from the traffic information DB for a predetermined period and stores the collected information as analysis traffic information; a reference traffic information DB which stores reference traffic information; and an attack detection module which compares the analysis traffic information with the reference traffic information and detects whether analysis traffic is attack traffic.Type: ApplicationFiled: December 9, 2010Publication date: February 9, 2012Inventors: Chang-Yong LEE, Hwan-Kuk KIM, Kyoung-Hee KO, Jeong-Wook KIM, Hyun-Cheol JEONG
-
Patent number: 8024717Abstract: An apparatus and a method for processing an array in a loop in a computer system, including: applying loop unrolling to a multi-dimensional array included in a loop based on a predetermined unrolling factor to generate a plurality of unrolled multi-dimensional arrays; and transforming each of the plurality of unrolled multi-dimensional arrays into a one-dimensional array having an array subscript expression in a form of an affine function with respect to a loop counter variable.Type: GrantFiled: July 26, 2006Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hoon Yoo, Hee Seok Kim, Jeong Wook Kim, Soo Jung Ryu
-
Patent number: 8019982Abstract: A data processing system and method. The data processing system includes a processor core that executes a program; a loop accelerator that has an array consisting of a plurality of data processing cells and executes a loop in a program by configuring the array according to a set of configuration bits; and a centralized register file which allows data used in the program execution to be shared by the processor core and the loop accelerator. The loop accelerator divides the configuration of the array into at least three phases according to whether data exchange with the central register file is conducted during the loop execution. Thus, unnecessary occupation of the routing resource, which is used for the data exchange between the loop accelerator and the central register file during the loop execution, can be avoided.Type: GrantFiled: October 4, 2006Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-seok Kim, Suk-jin Kim, Jeong-wook Kim, Soo-jung Ryu
-
Publication number: 20110193862Abstract: A method and system for an early Z test in a tile-based three-dimensional rendering is provided. In the method and system for an early Z test, a portion which is not displayed to a user is removed prior to performing a rasterization process, and thereby performing the 3D rendering efficiently. The method includes segmenting a scene into tiles for performing a rendering with respect to a triangle; selecting a first tile of the tiles, which has a tile Z value less than a minimum Z value of the triangle; and performing the rendering with respect to the triangle in remaining tiles excluding the selected first tile of the tiles.Type: ApplicationFiled: April 20, 2011Publication date: August 11, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoung June MIN, Jong Myon Kim, Hee Seok Kim, Jeong Wook Kim, Suk Jin Kim
-
Publication number: 20110138462Abstract: Provided is a system for detecting a voice over Internet protocol (VoIP) toll fraud attack. The system includes: a database (DB) storing registration information of normal users; a packet reception module receiving a call set-up packet from a network; and a VoIP signaling message forgery/falsification detection module receiving the call set-up packet from the packet reception module and comparing sender address information or header information of the call set-up packet with the registration information stored in the DB to detect whether the call set-up packet is a packet received from one of the normal users.Type: ApplicationFiled: December 23, 2009Publication date: June 9, 2011Inventors: Jeong-Wook Kim, Hwan-Kuk Kim, Hyun-Cheol Jeong, Yoo-Jae Won, Seok-Ung Yoon, Jong-II Jeong, Kyoung-Hee Ko
-
Patent number: 7836291Abstract: A method, medium, and apparatus to effectively handle an interrupt in a reconfigurable array. In the method, the reconfigurable array pauses execution of an operation when an interrupt request occurs, and after storing register values of a register to be used for handling the interrupt request, an interrupt service is performed by select processing units of the reconfigurable array in response to the interrupt request. Upon completion of the interrupt service, the register values are restored, and the reconfigurable array resumes execution of the operation.Type: GrantFiled: October 17, 2006Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Keun Soo Yim, Jeong Wook Kim, Soo Jung Ryu, Jung Keun Park, Jeong Joon Yoo, Dong-Hoon Yoo, Chae Seok Im, Jae Don Lee, Hee Seok Kim
-
Patent number: 7660970Abstract: Disclosed is a data processing system and method. The data processing method determines the number of static registers and the number of rotating registers for assigning a register to a variable contained in a certain program, assigns the register to the variable based on the number of the static registers and the number of the rotating registers, and compiles the program. Further, the method stores in the special register a value corresponding to the number of the rotating registers in the compiling operation, and obtains a physical address from a logical address of the register based on the value. Accordingly, the present invention provides an aspect of efficiently using register files by dynamically controlling the number of rotating registers and the number of static registers for a software pipelined loop, and has an effect capable of reducing the generations of spill/fill codes unnecessary during program execution to a minimum.Type: GrantFiled: August 21, 2006Date of Patent: February 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-jin Kim, Jeong-wook Kim, Hong-seok Kim, Soo-jung Ryu
-
Patent number: 7590831Abstract: Provided are a loop accelerator and a data processing system having the loop accelerator. The data processing system includes a loop accelerator which executes a loop part of a program, a processor core which processes a remaining part of the program except the loop part, and a central register file which transmits data between the processor core and the loop accelerator. The loop accelerator includes a plurality of processing elements (PEs) each of which performs an operation on each word to execute the program, a configuration memory which stores configuration bits indicating operations, states, etc. of the PEs, and a plurality of context memories, installed in a column or row direction of the PEs, which transmit the configuration bits along a direction toward which the PEs are arrayed. Thus, a connection structure between the configuration memory and the PEs can be simplified to easily modify a structure of the loop accelerator so as to extend the loop accelerator.Type: GrantFiled: September 5, 2006Date of Patent: September 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-jung Ryu, Jeong-wook Kim, Suk-jin Kim, Hong-Seok Kim, Jun-jin Kong
-
Patent number: 7529917Abstract: A processor including a coarse grained array including a plurality of function units and a plurality of register files, wherein a loop to be executed by the coarse grained array is split into a plurality of sub-loops, and when an interrupt request occurs while executing the sub-loop in the coarse grained array, the interrupt request is processed after the executing of the sub-loop is completed.Type: GrantFiled: September 13, 2006Date of Patent: May 5, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Soo Jung Ryu, Jeong Wook Kim, Dong-Hoon Yoo, Hee Seok Kim
-
Patent number: 7478227Abstract: A reconfigurable processor comprising a configuration memory for storing a configuration bit for at least one loop configuration; a valid information memory for storing bit information indicating whether an operation in a loop is a delay operation; and at least one processing unit for determining whether an operation in a next cycle is the delay operation by referring to the bit information transmitted from the valid information memory, and selectively performing a change and an implementation of a configuration according to the configuration bit from the configuration memory based on the determined results.Type: GrantFiled: September 25, 2006Date of Patent: January 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Soo Jung Ryu, Jeong Wook Kim, Suk Jin Kim, Hong-Seok Kim
-
Publication number: 20080120493Abstract: A profiler which provides information to optimize an application specific architecture processor and a program for the processor is provided.Type: ApplicationFiled: March 29, 2007Publication date: May 22, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hoon Yoo, Soo Jung Ryu, Jeong-Wook Kim, Hong-Seok Kim, Hee Seok Kim
-
Publication number: 20080068375Abstract: A method and system for an early Z test in a tile-based three-dimensional rendering is provided. In the method and system for an early Z test, a portion which is not displayed to a user is removed prior to performing a rasterization process, and thereby performing the 3D rendering efficiently. The method includes segmenting a scene into tiles for performing a rendering with respect to a triangle; selecting a first tile of the tiles, which has a tile Z value less than a minimum Z value of the triangle; and performing the rendering with respect to the triangle in remaining tiles excluding the selected first tile of the tiles.Type: ApplicationFiled: January 19, 2007Publication date: March 20, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoung June Min, Jong Myon Kim, Hee Seok Kim, Jeong Wook Kim, Suk Jin Kim
-
Publication number: 20080018664Abstract: A tile binning method including: dividing a scene for rendering a triangle, into a plurality of tiles; determining identification values of tile nodes of each of the tiles; and identifying a tile including an entirety or a part of the triangle from the tiles, based on the identification value of the tile nodes for each of the tiles.Type: ApplicationFiled: November 28, 2006Publication date: January 24, 2008Inventors: Kyoung June Min, Jeong Wook Kim, Dong Soo Kang, Suk Jin Kim, Hee Seok Kim, Seok Yoon Jung, Sang Oak Woo
-
Publication number: 20070288930Abstract: Provided are a multitasking method and apparatus. By continuously maintaining the intrinsic information of each peripheral processing unit of when a process-centered task is stopped, when a reconfigurable array stops executing the process-centered task and executes a different process-centered task, by stopping executing a control-centered task and executing a reconfiguration task, only when the reconfigurable array receives an execution request of the reconfiguration task while the reconfigurable array is performing the control-centered task, or by causing a predetermined number of processing units to execute each of a plurality of reconfiguration tasks that are to be simultaneously executed by the reconfigurable array, wherein the predetermined number of processing units is set in consideration of an expected data processing amount required for the reconfiguration task, the reconfigurable array can more quickly complete execution of multitasking.Type: ApplicationFiled: June 12, 2007Publication date: December 13, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Keun-soo Yim, Jeong-joon Yoo, Jeong-wook Kim, Soo-jung Ryu, Jung-keun Park, Jae-don Lee, Young-sam Shin
-
Publication number: 20070186085Abstract: A method, medium, and apparatus to effectively handle an interrupt in a reconfigurable array. In the method, the reconfigurable array pauses execution of an operation when an interrupt request occurs, and after storing register values of a register to be used for handling the interrupt request, an interrupt service is performed by select processing units of the reconfigurable array in response to the interrupt request. Upon completion of the interrupt service, the register values are restored, and the reconfigurable array resumes execution of the operation.Type: ApplicationFiled: October 17, 2006Publication date: August 9, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Keun Soo Yim, Jeong Wook Kim, Soo Jung Ryu, Jung Keun Park, Jeong Joon Yoo, Dong-Hoon Yoo, Chae Seok Im, Jae Don Lee, Hee Seok Kim
-
Publication number: 20070169044Abstract: An apparatus and a method for processing an array in a loop in a computer system, including: applying loop unrolling to a multi-dimensional array included in a loop based on a predetermined unrolling factor to generate a plurality of unrolled multi-dimensional arrays; and transforming each of the plurality of unrolled multi-dimensional arrays into a one-dimensional array having an array subscript expression in a form of an affine function with respect to a loop counter variable.Type: ApplicationFiled: July 26, 2006Publication date: July 19, 2007Inventors: Dong-Hoon Yoo, Hee Seok Kim, Jeong Wook Kim, Soo Jung Ryu
-
Publication number: 20070169032Abstract: Disclosed is a data processing system and method. The data processing method determines the number of static registers and the number of rotating registers for assigning a register to a variable contained in a certain program, assigns the register to the variable based on the number of the static registers and the number of the rotating registers, and compiles the program. Further, the method stores in the special register a value corresponding to the number of the rotating registers in the compiling operation, and obtains a physical address from a logical address of the register based on the value. Accordingly, the present invention provides an aspect of efficiently using register files by dynamically controlling the number of rotating registers and the number of static registers for a software pipelined loop, and has an effect capable of reducing the generations of spill/fill codes unnecessary during program execution to a minimum.Type: ApplicationFiled: August 21, 2006Publication date: July 19, 2007Inventors: Suk-jin Kim, Jeong-wook Kim, Hong-seok Kim, Soo-jung Ryu