Patents by Inventor Jerald G. Leach
Jerald G. Leach has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040044874Abstract: A data processing device comprising a storage circuit accessible by assertion of addresses, an arithmetic logic unit connected to the storage circuit operative to perform an arithmetic operation on data received by the arithmetic unit. Further included is an address register for storing an initial address word indicative of a storage circuit address. An instruction decode and control unit, connected to the storage circuit and having an instruction register operative to hold a program instruction is operative to decode the program instruction into control signals to control the operations of the data processing device and location codes to control data transfers according to predetermined sections of the program instruction wherein at least one of the sections includes a location section selecting the address register and a displacement section containing address data.Type: ApplicationFiled: September 2, 2003Publication date: March 4, 2004Inventors: Jerald G. Leach, Laurence R. Simar, Alan L. Davis, Reid E. Tatge
-
Patent number: 6625719Abstract: A data processing device comprising a storage circuit accessible by assertion of addresses, an arithmetic logic unit connected to the storage circuit operative to perform an arithmetic operation on data received by the arithmetic unit. Further included is an address register for storing an initial address word indicative of a storage circuit address. An instruction decode and control unit, connected to the storage circuit and having an instruction register operative to hold a program instruction is operative to decode the program instruction into control signals to control the operations of the data processing device and location codes to control data transfers according to predetermined sections of the program instruction wherein at least one of the sections includes a location section selecting the address register and a displacement section containing address data.Type: GrantFiled: June 14, 2002Date of Patent: September 23, 2003Assignee: Texas Instruments IncorporatedInventors: Jerald G. Leach, Laurence R. Simar, Alan L. Davis, Reid E. Tatge
-
Publication number: 20030056081Abstract: A data processing device comprising a storage circuit accessible by assertion of addresses, an arithmetic logic unit connected to the storage circuit operative to perform an arithmetic operation on data received by the arithmetic unit. Further included is an address register for storing an initial address word indicative of a storage circuit address. An instruction decode and control unit, connected to the storage circuit and having an instruction register operative to hold a program instruction is operative to decode the program instruction into control signals to control the operations of the data processing device and location codes to control data transfers according to predetermined sections of the program instruction wherein at least one of the sections includes a location section selecting the address register and a displacement section containing address data.Type: ApplicationFiled: June 14, 2002Publication date: March 20, 2003Inventors: Jerald G. Leach, Laurence R. Simar, Alan L. Davis, Reid E. Tatge
-
Patent number: 6411984Abstract: A data processing device comprising a storage circuit accessible by assertion of addresses, an arithmetic logic unit connected to the storage circuit operative to perform an arithmetic operation on data received by the arithmetic unit. Further included is an address register for storing an initial address word indicative of a storage circuit address. An instruction decode and control unit, connected to the storage circuit and having an instruction register operative to hold a program instruction is operative to decode the program instruction into control signals to control the operations of the data processing device and location codes to control data transfers according to predetermined sections of the program instruction wherein at least one of the sections includes a location section selecting the address register and a displacement section containing address data.Type: GrantFiled: May 1, 1998Date of Patent: June 25, 2002Assignee: Texas Instruments IncorporatedInventors: Jerald G. Leach, Laurence R. Simar, Alan L. Davis, Reid E. Tatge
-
Patent number: 6128725Abstract: A microprocessor 1 has an instruction fetch/decode unit 10a-c, a plurality of execution units, including an arithmetic and load/store unit D1, a multiplier M1, an ALU/shifter unit S1, an arithmetic logic unit ("ALU") L1, a shared multiport register file 20a from which data are read and to which data are written, and a memory 22. Execution unit S1 has circuitry for clearing or setting a designated bit field in a source operand in one execution phase of an instruction execution pipeline.Type: GrantFiled: January 23, 1998Date of Patent: October 3, 2000Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 6112291Abstract: A microprocessor 1 has an instruction fetch/decode unit 10a-c, a plurality of execution units, including an arithmetic and load/store unit D1, a multiplier M1, an ALU/shifter unit S1, an arithmetic logic unit ("ALU") L1, a shared multiport register file 20a from which data are read and to which data are written, and a memory 22. The microprocessor can execute an instruction which shifts a source operand a specified number of bits and saturates the result if a numerical overflow would result from the shift. Execution unit S1 has circuitry for saturating a destination operand by setting all bits within the destination to represent a most positive or a most negative number in a same single instruction execution phase in which the shift would have occurred if not for the overflow. The saturation circuitry examines the source operand prior to shifting to determine if the destination should be saturated.Type: GrantFiled: January 23, 1998Date of Patent: August 29, 2000Assignee: Texas Instruments IncorporatedInventors: Richard H. Scales, Jerald G. Leach
-
Patent number: 6061780Abstract: A VLIW microprocessor capable of executing two or more instructions having data dependency in a single cycle. The microprocessor includes an instruction fetch and decode unit, a register file, and a plurality of execution units communicating with the instruction fetch and decode unit and with the register file. At least two of the execution units are connected such that the output of a first one of the two execution units is connected to the input of a second one of the two execution units, such that the output of the first execution unit is available as an input to the second execution unit during said single cycle, and such that both execution units can execute in said single cycle. In an exemplary embodiment, the first execution unit is a shift left unit, and the second execution unit is a shift right unit. With this embodiment, a complete extract operation can be performed in a single cycle.Type: GrantFiled: January 23, 1998Date of Patent: May 9, 2000Assignee: Texas Instruments IncorporatedInventors: David Shippy, Jerald G. Leach
-
Patent number: 5809309Abstract: A data processing device comprising a clock generator for producing pulses establishing instruction cycles, a memory accessible by assertion of addresses, an arithmetic logic unit connected to the memory, operative to perform an arithmetic operation on data received by the arithmetic unit. An instruction decode and control unit connected to the memory, having an instruction register operative to hold a program instruction, is operative to decode a program instruction providing control signals to control the operations of the data processing device and to initiate a interrupt sequence responsive to an instruction code having a interrupt instruction. A program sequencer circuit connected to the memory, having a program register operative to hold a program counter corresponding to a program address is operative to access the memory with the program register to obtain the program instruction corresponding to the program address.Type: GrantFiled: September 11, 1996Date of Patent: September 15, 1998Assignee: Texas Instruments IncorporatedInventors: Jerald G. Leach, Laurence R. Simar
-
Patent number: 5804861Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: October 21, 1996Date of Patent: September 8, 1998Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5784700Abstract: A memory interface unit capable of coupling a microprocessor to memory external to the microprocessor, wherein the memory can be of at least two types differing in width, and where the data stored in such memory can be in different sizes, and wherein the memory can be formed in sections. The invention utilizes means for controlling at least two strobe signal lines and means for shifting the memory address lines, programmably, so as to accommodate the various combinations of memory width and data size.Type: GrantFiled: May 2, 1996Date of Patent: July 21, 1998Assignee: Texas Instruments IncorporatedInventors: Chein C. Chen, John C. Cooper, David E. Francis, Joseph A. Coomes, Jerald G. Leach
-
Patent number: 5761478Abstract: A memory interface unit for coupling a microprocessor to a memory external to the microprocessor, the memory being utilized for the storage of data therein and the retrieval of data therefrom, and the memory being provided in one or more memory banks, each of the banks being provided with a set of address lines and a byte enable line, data being transferring to and from each of the memory banks on a group of data lines, and the memory banks being provided in one or more banks whereby the group or groups of data lines, as the case may be, provide a memory data path having a physical transfer width for transfer of data to and from the memory, and the data being stored and retrieved over the memory data path in two or more data types, each type having a different size, the memory interface unit being provided with a set of address pins and a set of strobe pins, comprising. The unit includes a first element for providing an indication of a physical transfer width of a memory coupled to the memory interface unit.Type: GrantFiled: May 24, 1996Date of Patent: June 2, 1998Assignee: Texas Instruments IncorporatedInventors: Chein C. Chen, John C. Cooper, David E. Francis, Joseph A. Coomes, Jerald G. Leach
-
Patent number: 5751991Abstract: A data processing device comprising a storage circuit accessible by assertion of addresses, an arithmetic logic unit connected to the storage circuit operative to perform an arithmetic operation on data received by the arithmetic unit. Further included is an address register for storing an initial address word indicative of a storage circuit address. An instruction decode and control unit, connected to the storage circuit and having an instruction register operative to hold a program instruction is operative to decode the program instruction into control signals to control the operations of the data processing device and location codes to control data transfers according to predetermined sections of the program instruction wherein at least one of the sections includes a location section selecting the address register and a displacement section containing address data.Type: GrantFiled: April 10, 1995Date of Patent: May 12, 1998Assignee: Texas Instruments IncorporatedInventors: Jerald G. Leach, Laurence R. Simar, Alan L. Davis, Reid E. Tatge
-
Patent number: 5640299Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: July 18, 1996Date of Patent: June 17, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5637892Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: June 10, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5629545Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: January 10, 1994Date of Patent: May 13, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5612717Abstract: A video display processor generates display for displaying either a movable sprite or background via a display monitor or TV set operating a monitor. The video display processor includes a data port, at least one sprite register, a color palette, a color priority logic and a digital to analog converter disposed on a single integrated circuit. The color priority logic selects for supply to the color palette and the digital to analog converter a sprite color when the sprite location stored in a corresponding sprite register corresponds with the current raster scan position, otherwise the color priority logic selects color data received via the data port.Type: GrantFiled: June 7, 1995Date of Patent: March 18, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5608423Abstract: A video display processor and system supports hardware scrolling of the display. Horizontal and vertical scroll registers control the base address of the memory storing the display data. The horizontal scroll register resets a horizontal state register at the beginning of each horizontal line of a raster scan display. The horizontal state register counts for each pixel of the horizontal line. The vertical scroll register resets a vertical state register at the beginning of each screen of the display. The vertical state register counts for each line. Addressing logic uses the horizontal state register and the vertical state register for recalling display data from memory. This recalled display data controls the contents of a video display. The display may be scrolled horizontally or vertically by a host processor writing into the scroll registers. A display priority logic and sprite registers permits mobile sprites to be overlain upon the base display.Type: GrantFiled: June 7, 1995Date of Patent: March 4, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5591992Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: January 7, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5552804Abstract: A video display processor and video display system which overlays mobile patterns called sprites over a background. Each sprite includes an indication of a predetermined sprite group. A sprite coincidence detector generates an indication of each sprite group involved when at least one pixel of a sprite overlaps at least one pixel of another sprite. This indication is preferably formed by setting corresponding bits in a sprite coincidence register. The sprite coincidence register may be read by a host processor via a processor port. Reading the sprite coincidence register resets all bits permitting sprite group indication upon detection of further sprite coincidences.Type: GrantFiled: August 6, 1993Date of Patent: September 3, 1996Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5535348Abstract: A data processing device comprising a clock generator for producing pulses establishing instruction cycles, a memory accessible by assertion of addresses, an instruction decode and control unit, having an instruction register operative to hold a program instruction, operative to decode a program instruction providing control signals according to a pipeline organization to control the operations of the data processing device within each instruction cycle and to initiate a block sequence responsive to an instruction code representing a block instruction. A program sequencer circuit, having a program register to hold a program count corresponding to a program address, is operative to access the memory with the contents of the program register to obtain the program instruction corresponding to the program address.Type: GrantFiled: April 12, 1995Date of Patent: July 9, 1996Assignee: Texas Instruments IncorporatedInventors: Jerald G. Leach, Joseph A. Coomes, Steve P. Marshall, Laurence R. Simar