Patents by Inventor Jerome B. Lasky
Jerome B. Lasky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20030146517Abstract: A chip-on-chip module and associated method of formation. First and second semiconductor chips are coupled together. The first chip comprises a first wiring layer and a first electrically conductive substrate on first and second sides, respectively, of the first chip. A supply voltage VDD is adapted to be electrically coupled to the second side of the first chip. The second chip comprises a second wiring layer and a second electrically conductive substrate on first and second sides, respectively, of the second chip. A ground voltage GND is adapted to be electrically coupled to the second side of the second chip. The first side of the first chip is electrically coupled to the first side of the second chip. The supply voltage VDD and the ground voltage GND are adapted to provide power to the first and second chips.Type: ApplicationFiled: February 6, 2002Publication date: August 7, 2003Applicant: International Business Machines CorporationInventors: Jerome B. Lasky, Edward J. Nowak, Edmund J. Sprogis
-
Patent number: 6541351Abstract: A method for limiting divot formation in shallow trench isolation structures. The method includes: providing a trench formed in a silicon region with a deposited oxide; oxidizing a top layer of the silicon region to form a layer of thermal oxide on top of the silicon region; and selectively etching the thermal oxide with respect to the deposited oxide.Type: GrantFiled: November 20, 2001Date of Patent: April 1, 2003Assignee: International Business Machines CorporationInventors: Peter H. Bartlau, Marc W. Cantell, Jerome B. Lasky, James D. Weil
-
Publication number: 20030057486Abstract: The present invention provides a process for fabricating a metal oxide semiconductor field effect transistor (MOSFET) having a double-gate and a double-channel wherein the gate region is self-aligned to the channel regions and the source/drain diffusion junctions. The present invention also relates to the FIN MOSFFET structure which is formed using method of the present invention.Type: ApplicationFiled: September 27, 2001Publication date: March 27, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey P. Gambino, Jerome B. Lasky, Jed H. Rankin
-
Publication number: 20020176998Abstract: A method, and associated structure, for fabricating a semiconductor wafer that may be used to monitor the temperature distribution across the wafer surface. Given a substrate that includes a semiconductor material and a first dopant, an amorphous layer is formed from a top portion of the substrate, and the amorphous layer is doped with a second dopant of polarity opposite to a polarity of the first dopant. The amorphous layer may be formed by directing an-ionic species, such as ionic germanium, into the top portion of the substrate. Alternatively, particular second dopants, such as arsenic, may serve to also amorphize the top portion of the substrate. Next, the wafer is heated to a temperature in a range of 450 to 625° C. The heating of the wafer recrystallizes a portion of the amorphous layer that is adjacent to the substrate at a recrystallization rate that depends on a local temperature on the wafer surface.Type: ApplicationFiled: July 22, 2002Publication date: November 28, 2002Inventors: Donna K. Johnson, Jerome B. Lasky, Glenn R. Miller
-
Patent number: 6483156Abstract: A double gated silicon-on-insulator (SOI) MOSFET is fabricated by using a mandrel shallow trench isolation formation process, followed by a damascene gate. The double gated MOSFET features narrow diffusion lines defined sublithographically or lithographically and shrunk, damascene process defined by an STI-like mandrel process. The double gated SOI MOSFET increases current drive per layout width and provides low out conductance.Type: GrantFiled: March 16, 2000Date of Patent: November 19, 2002Assignee: International Business Machines CorporationInventors: James W. Adkisson, John A. Bracchitta, John J. Ellis-Monaghan, Jerome B. Lasky, Effendi Leobandung, Kirk D. Peterson, Jed H. Rankin
-
Patent number: 6472232Abstract: A method, and associated structure, for fabricating a semiconductor wafer that may be used to monitor the temperature distribution across the wafer surface. Given a substrate that includes a semiconductor material and a first dopant, an amorphous layer is formed from a top portion of the substrate, and the amorphous layer is doped with a second dopant of polarity opposite to a polarity of the first dopant. The amorphous layer may be formed by directing an ionic species, such as ionic germanium, into the top portion of the substrate. Alternatively, particular second dopants, such as arsenic, may serve to also amorphize the top portion of the substrate. Next, the wafer is heated to a temperature in a range of 450 to 625° C. The heating of the wafer recrystallizes a portion of the amorphous layer that is adjacent to the substrate at a recrystallization rate that depends on a local temperature on the wafer surface.Type: GrantFiled: February 22, 2000Date of Patent: October 29, 2002Assignee: International Business Machines CorporationInventors: Donna K. Johnson, Jerome B. Lasky, Glenn R. Miller
-
Publication number: 20020153587Abstract: A double gated silicon-on-insulator (SOI) MOSFET is fabricated by using a mandrel shallow trench isolation formation process, followed by a damascene gate. The double gated MOSFET features narrow diffusion lines defined sublithographically or lithographically and shrunk, damascene process defined by an STI-like mandrel process. The double gated SOI MOSFET increases current drive per layout width and provides low out conductance.Type: ApplicationFiled: July 2, 2002Publication date: October 24, 2002Applicant: International Business Machines CorporationInventors: James W. Adkisson, John A. Bracchitta, John J. Ellis-Monaghan, Jerome B. Lasky, Effendi Leobandung, Kirk D. Peterson, Jed H. Rankin
-
Publication number: 20020140030Abstract: An SOI wafer has a set of gettering sites formed in the device layer, optionally extending through the buried insulator; the gettering sites being formed within the source/drain regions of transistors.Type: ApplicationFiled: March 30, 2001Publication date: October 3, 2002Inventors: Jack A. Mandelman, Jeffrey P. Gambino, Jerome B. Lasky, Carl J. Radens, Steven H. Voldman
-
Patent number: 6436744Abstract: A semiconductor device having an SOI FET comprising a silicon body on an insulating layer on a conductive substrate. A gate dielectric and a gate are provided on a surface of the silicon body, and a source and a drain are provided on two sides of the gate. A buried body contact to the substrate conductor is provided below a third side of the gate. The buried body contact does not extend to the top surface of the silicon body. The body contact is separated from the gate by a second dielectric having a thickness typically greater than that of the gate dielectric. The body contact is a plug of conductive material, and the second dielectric coats the body contact under the gate. The FET can be used in an SRAM circuit or other type of circuit having a silicon-on-insulator (SOI) construction.Type: GrantFiled: March 16, 2001Date of Patent: August 20, 2002Assignee: International Business Machines CorporationInventors: Andres Bryant, Jerome B. Lasky, Edward J. Nowak, Jed H. Rankin, Minh H. Tong
-
Publication number: 20020048841Abstract: A silicon on insulator transistor is disclosed which has a Schottky contact to the body. The Schottky contact may be formed on the source and/or drain side of the gate conductor. A spacer, with at least a part thereof being disposable, is formed on the sidewalls of the gate conductor. Extension regions are provided in the substrate which extend under the spacer and the gate conductor. Source and drain diffusion regions are implanted into the substrate adjacent to the extension regions. The disposable part of the spacer is then removed to expose a portion of the extension region. A metal layer is formed at least in the extension regions, resulting in the Schottky contact.Type: ApplicationFiled: October 17, 2001Publication date: April 25, 2002Applicant: International Business Machines CorporationInventors: Andres Bryant, Jerome B. Lasky, Effendi Leobandung, Dominic J. Schepis
-
Patent number: 6339005Abstract: A silicon on insulator transistor is disclosed which has a Schottky contact to the body. The Schottky contact may be formed on the source and/or drain side of the gate conductor. A spacer, with at least a part thereof being disposable, is formed on the sidewalls of the gate conductor. Extension regions are provided in the substrate which extend under the spacer and the gate conductor. Source and drain diffusion regions are implanted into the substrate adjacent to the extension regions. The disposable part of the spacer is then removed to expose a portion of the extension region. A metal layer is formed at least in the extension regions, resulting in the Schottky contact.Type: GrantFiled: October 22, 1999Date of Patent: January 15, 2002Assignee: International Business Machines CorporationInventors: Andres Bryant, Jerome B. Lasky, Effendi Leobandung, Dominic J. Schepis
-
Patent number: 6335272Abstract: A buried butted contact and method for its fabrication are provided which includes a substrate having dopants of a first conductivity type and having shallow trench isolation. Dopants of a second conductivity type are located in the bottom of an opening in said substrate. Ohmic contact is provided between the dopants in the substrate and the low diffusivity dopants that is located on a side wall of the opening. The contact is a metal silicide, metal and/or metal alloy.Type: GrantFiled: August 14, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Archibald Allen, Jerome B. Lasky, Randy W. Mann, Jed H. Rankin, Francis R. White
-
Patent number: 6255179Abstract: A method of preparing silicon semiconductor surfaces prior to metal silicide formation. In particular, it teaches a method of treating about 10 to about 200 Å of a surface of the silicon with a plasma source after activating the source and drain regions, prior to an HF etch and deposition of a metal for silicide formation. Discontinuities in the metal silicide formed on narrow polysilicon lines at the point where source and drain regions intersect are surprisingly diminished. This results in more continuous, uniform silicide formation hence the polysilicon lines and the source and drain regions have substantially lower resistance.Type: GrantFiled: August 4, 1999Date of Patent: July 3, 2001Assignee: International Business Machines CorporationInventors: Marc W. Cantell, Kenneth Giewont, Jerome B. Lasky, Kirk D. Peterson
-
Publication number: 20010001298Abstract: A method and apparatus are provided for forming a silicide on a semiconductor substrate by integrating under a constant vacuum the processes of removing an oxide from a surface of a semiconductor substrate and depositing a metal on the cleaned surface without exposing the cleaned surface to air. The method and apparatus of the present invention eliminates the exposure of the cleaned substrate to air between the oxide removal and metal deposition steps. This in-situ cleaning of the silicon substrate prior to cobalt deposition provides a cleaner silicon substrate surface, resulting in enhanced formation of cobalt silicide when the cobalt layer is annealed.Type: ApplicationFiled: December 27, 2000Publication date: May 17, 2001Applicant: International Business Machines CorporationInventors: Marc W. Cantell, Jerome B. Lasky, Ronald J. Line, William J. Murphy, Kirk D. Peterson, Prabhat Tiwari
-
Patent number: 6197656Abstract: Oxygen implantation can be used to form a buried oxide layer in a substrate. A dielectric masking material is used to shape the buried oxide layer by changing the depth at which ions can implant based on the shape of the dielectric masking layer.Type: GrantFiled: March 24, 1998Date of Patent: March 6, 2001Assignee: International Business Machines CorporationInventors: James W. Adkisson, Jerome B. Lasky, Paul W. Pastel, Jed H. Rankin
-
Patent number: 6184132Abstract: A method and apparatus are provided for forming a silicide on a semiconductor substrate by integrating under a constant vacuum the processes of removing an oxide from a surface of a semiconductor substrate and depositing a metal on the cleaned surface without exposing the cleaned surface to air. The method and apparatus of the present invention eliminates the exposure of the cleaned substrate to air between the oxide removal and metal deposition steps. This in-situ cleaning of the silicon substrate prior to cobalt deposition provides a cleaner silicon substrate surface, resulting in enhanced formation of cobalt silicide when the cobalt layer is annealed.Type: GrantFiled: August 3, 1999Date of Patent: February 6, 2001Assignee: International Business Machines CorporationInventors: Marc W. Cantell, Jerome B. Lasky, Ronald J. Line, William J. Murphy, Kirk D. Peterson, Prabhat Tiwari
-
Patent number: 6153934Abstract: A buried butted contact and method for its fabrication are provided which includes a substrate having dopants of a first conductivity type and having shallow trench isolation. Dopants of a second conductivity type are located in the bottom of an opening in said substrate. Ohmic contact is provided between the dopants in the substrate and the low diffusivity dopants that is located on a side wall of the opening. The contact is a metal silicide, metal and/or metal alloy.Type: GrantFiled: July 30, 1998Date of Patent: November 28, 2000Assignee: International Business Machines CorporationInventors: Archibald Allen, Jerome B. Lasky, Randy W. Mann, Jed H. Rankin, Francis R. White
-
Patent number: 6121064Abstract: A method of manufacturing and inspecting SOI such that during STI formation, by depositing a light absorbing layer in the STI such as hydrosilicon oxynitride, the silicon inclusions in the buried insulator layer of the SOI are undetectable by an optical inspection. The reduction in background effects allows for improved optical inspection of SOI wafers without having to discriminate against defects created by SOI formation. A method of manufacturing and inspecting semiconductor devices is disclosed wherein deposition of a light absorbing layer, such as hydrosilicon oxynitride, prevents defects occurring prior to deposition from being optically inspectable and those defects created during the most recent processing can be easily distinguished. Also disclosed are an optically inspectable semiconductor device and an optically inspectable semiconductor device having an STI.Type: GrantFiled: January 4, 1999Date of Patent: September 19, 2000Assignee: International Business Machines CorporationInventors: Jerome B. Lasky, Bret Philips, Anthony C. Speranza, Justin Wong, Mickey H. Yu
-
Patent number: 6038168Abstract: A method and apparatus for conditioning an integrated circuit to always enter a desired operating state when actuated by permanently altering at least one component device. An integrated circuit is provided with at least one component transistor wherein a constant high voltage is applied only once to the drain electrode of the transistor for one predetermined period of time while concurrently a constant voltage lower than the high voltage is applied only once to the gate electrode of the transistor, thus causing a permanent channel hot-electron alteration of a gate oxide of the transistor. The integrated circuit may include a plurality of programmable circuits, each capable of assuming a plurality of readable data states when powered up, and each including a plurality of programmable devices for permanently biasing its corresponding programmable circuit to assume one of the readable states upon subsequent power ups.Type: GrantFiled: June 26, 1998Date of Patent: March 14, 2000Assignee: International Business Machines CorporationInventors: Archibald J. Allen, Jerome B. Lasky, John J. Pekarik, Jed H. Rankin, Francis R. White
-
Patent number: 6015745Abstract: An SOI semiconductor design methodology enables the implementation of simplified STI processes by the design and formation of a shallow trench isolation frame around an electrically active semiconductor region. The simplified STI processes include the fabrication of a trench by phase edge etching, trench sidewall oxidation, TEOS fill, and, finally a chemical or mechanical polish. The attribute which enables the simple process is that all isolation images can be current minimum or near minimum size, specifically no wider than twice the over-lay tolerance of the technology.Type: GrantFiled: May 18, 1998Date of Patent: January 18, 2000Assignee: International Business Machines CorporationInventors: James W. Adkisson, Jerome B. Lasky, Paul W. Pastel, Jed H. Rankin