Patents by Inventor Jiajun Wang
Jiajun Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210111466Abstract: The present disclosure provides a secondary battery which comprises: a cap plate provided with a first electrode terminal; an electrode assembly comprising a main body and a first electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further comprises an insulating piece arranged on the first connecting piece to prevent direct physical contact between the first electrode tab and the first electrode terminal connecting portion by covering at least an edge of the first electrode terminal connecting portion.Type: ApplicationFiled: December 18, 2020Publication date: April 15, 2021Inventors: Xiang Li, Jiajun Wang, Rulai Cai, Peng Wang, Wei Yang
-
Patent number: 10916756Abstract: The present disclosure provides a secondary battery which comprises: a cap plate provided with a first electrode terminal and a second electrode terminal; an electrode assembly comprising a main body, a first electrode tab and a second electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The second electrode tab is electrically connected with the second electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further comprises an insulating piece adhered on a surface of the first connecting piece which is connected with the first electrode tab, and the insulating piece at least covers an edge of the first electrode terminal connecting portion close to the first electrode tab, so as to isolate the first electrode tab from the first electrode terminal connecting portion.Type: GrantFiled: November 17, 2017Date of Patent: February 9, 2021Assignee: CONTEMPORARY AMPEREX TECHNOLOGY CO., LIMITEDInventors: Xiang Li, Jiajun Wang, Rulai Cai, Peng Wang, Wei Yang
-
Publication number: 20200397048Abstract: Embodiments of the invention relates to an electronic cigarette, comprising a cigarette cartridge; a cigarette rod, which is connected to the cigarette cartridge and which is used to supply electricity to the cigarette cartridge; a decorative part, wherein there is at least one decorative part arranged along the periphery direction partially or fully encircling the cigarette rod. The decorative part of the electronic cigarette is arranged encircling the cigarette rod of the electronic cigarette. When the electronic cigarette slips and falls onto the ground, the decorative part will touch the ground first, providing a cushioning and shock-absorbing effect, thereby protecting the cigarette rod such that inner elements of the cigarette rod may work normally.Type: ApplicationFiled: June 4, 2018Publication date: December 24, 2020Inventors: Jiajun WANG, Chao CHEN, Jijun CAI, Zhenming TONG
-
Patent number: 10831678Abstract: Storage of data in a cache system is controlled by a cache monitor. A cache line is filled in response to a memory instruction from a cache client. The cache monitor includes a predictor table and update logic. An entry in the predictor table comprises an instruction identifier that associates the entry with a memory instruction and, for each cache in the system, a reuse counter. The update logic is configured to update a reuse counter table dependent upon cache behavior in response to memory instructions. Storage of data a first data address in cache in response to a memory instruction having a first instruction identifier, is dependent upon reuse counter values in an entry of the predictor table associated with first instruction identifier. Reuse counters are updated dependent upon cache behavior. A Bloom filter or other data structure may be used to associate data addresses with a memory instruction.Type: GrantFiled: November 21, 2017Date of Patent: November 10, 2020Assignee: Arm LimitedInventors: Jiajun Wang, Prakash S. Ramrakhyani, Wei Wang, Wendy Arnott Elsasser
-
Patent number: 10742587Abstract: Systems, methods, and non-transitory computer-readable media can provide a messaging interface, the messaging interface including one or more options for accessing at least one unified message thread, wherein both ephemeral messages and non-ephemeral messages are exchanged between a group of users through the unified message thread. A determination can be made that a user operating the computing device has accessed the unified message thread. Content relating to the unified message thread can be provided for display through the computing device.Type: GrantFiled: November 10, 2017Date of Patent: August 11, 2020Assignee: Facebook, Inc.Inventors: Keith Lanka Peiris, Tomasz Zawada, Justin David Aguilar, Ayca Cakmakli, Ian McIntyre Silber, Jiajun Wang, Maria Ioveva
-
Publication number: 20200176751Abstract: The present disclosure provides a secondary battery and an assembly therefor. The secondary battery includes: a cap plate provided with a first electrode terminal; electrode assemblies, each electrode assembly comprising a first electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further includes an insulating holding block connected with the first electrode terminal connecting portion and the first electrode tab connecting portion respectively, and the insulating holding block is configured to maintain the first electrode terminal connecting portion and the first electrode tab connecting portion in position relative to each other when the first fusing portion is fused.Type: ApplicationFiled: February 3, 2020Publication date: June 4, 2020Inventors: Jiajun Wang, Youlei Lai, Yulian Zheng, Peng Wang, Tianjun Xia
-
Patent number: 10601023Abstract: The present disclosure provides a secondary battery and an assembly therefor. The secondary battery comprises: a cap plate provided with a first electrode terminal and a second electrode terminal; an electrode assembly comprising a first electrode tab and a second electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further comprises an insulating holding block, two ends of which are connected with the first electrode terminal connecting portion and the first electrode tab connecting portion respectively, and the insulating holding block is configured to maintain the first electrode terminal connecting portion and the first electrode tab connecting portion in position relative to each other when the first fusing portion is fused.Type: GrantFiled: November 17, 2017Date of Patent: March 24, 2020Assignee: CONTEMPORARY AMPEREX TECHNOLOGY CO., LIMITEDInventors: Jiajun Wang, Youlei Lai, Yulian Zheng, Peng Wang, Tianjun Xia
-
Publication number: 20190155750Abstract: Storage of data in a cache system is controlled by a cache monitor. A cache line is filled in response to a memory instruction from a cache client. The cache monitor includes a predictor table and update logic. An entry in the predictor table comprises an instruction identifier that associates the entry with a memory instruction and, for each cache in the system, a reuse counter. The update logic is configured to update a reuse counter table dependent upon cache behavior in response to memory instructions. Storage of data a first data address in cache in response to a memory instruction having a first instruction identifier, is dependent upon reuse counter values in an entry of the predictor table associated with first instruction identifier. Reuse counters are updated dependent upon cache behavior. A Bloom filter or other data structure may be used to associate data addresses with a memory instruction.Type: ApplicationFiled: November 21, 2017Publication date: May 23, 2019Applicant: Arm LimitedInventors: Jiajun Wang, Prakash S. Ramrakhyani, Wei Wang, Wendy Arnott Elsasser
-
Publication number: 20180295092Abstract: Systems, methods, and non-transitory computer-readable media can provide a messaging interface, the messaging interface including one or more options for accessing at least one unified message thread, wherein both ephemeral messages and non-ephemeral messages are exchanged between a group of users through the unified message thread. A determination can be made that a user operating the computing device has accessed the unified message thread. Content relating to the unified message thread can be provided for display through the computing device.Type: ApplicationFiled: November 10, 2017Publication date: October 11, 2018Inventors: Keith Lanka Peiris, Tomasz Zawada, Justin David Aguilar, Ayca Cakmakli, Ian McIntyre Silber, Jiajun Wang, Maria Ioveva
-
Publication number: 20180295091Abstract: Systems, methods, and non-transitory computer-readable media can provide a messaging interface, the messaging interface including one or more options for accessing at least one unified message thread, wherein both ephemeral messages and non-ephemeral messages are exchanged between a group of users through the unified message thread. A determination can be made that a user operating the computing device has created a message to be sent through the unified message thread. The message can be provided for distribution to the group of users through the unified message thread.Type: ApplicationFiled: November 10, 2017Publication date: October 11, 2018Inventors: Keith Lanka Peiris, Tomasz Zawada, Justin David Aguilar, Ayca Cakmakli, Ian McIntyre Silber, Jiajun Wang, Maria Ioveva
-
Publication number: 20180295080Abstract: Systems, methods, and non-transitory computer-readable media can determine a first ephemeral message to be shared through a first unified message thread corresponding to a group of recipients, the first ephemeral message being created by a user operating the computing device. The first ephemeral message can be provided to a social networking system for distribution to the group of recipients through the first unified message thread, wherein both ephemeral messages and non-ephemeral messages are exchanged between the group of recipients through the same first unified message thread.Type: ApplicationFiled: November 10, 2017Publication date: October 11, 2018Inventors: Keith Lanka Peiris, Tomasz Zawada, Justin David Aguilar, Ayca Cakmakli, Ian McIntyre Silber, Jiajun Wang, Maria Ioveva
-
Publication number: 20180159107Abstract: The present disclosure provides a secondary battery which comprises: a cap plate provided with a first electrode terminal and a second electrode terminal; an electrode assembly comprising a main body, a first electrode tab and a second electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The second electrode tab is electrically connected with the second electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further comprises an insulating piece adhered on a surface of the first connecting piece which is connected with the first electrode tab, and the insulating piece at least covers an edge of the first electrode terminal connecting portion close to the first electrode tab, so as to isolate the first electrode tab from the first electrode terminal connecting portion.Type: ApplicationFiled: November 17, 2017Publication date: June 7, 2018Inventors: Xiang LI, Jiajun WANG, Rulai CAI, Peng WANG, Wei YANG
-
Publication number: 20180159111Abstract: The present disclosure provides a secondary battery and an assembly therefor. The secondary battery comprises: a cap plate provided with a first electrode terminal and a second electrode terminal; an electrode assembly comprising a first electrode tab and a second electrode tab; a first connecting piece connected between the first electrode tab and the first electrode terminal. The first connecting piece includes a first electrode terminal connecting portion, a first electrode tab connecting portion and a first fusing portion. The secondary battery further comprises an insulating holding block, two ends of which are connected with the first electrode terminal connecting portion and the first electrode tab connecting portion respectively, and the insulating holding block is configured to maintain the first electrode terminal connecting portion and the first electrode tab connecting portion in position relative to each other when the first fusing portion is fused.Type: ApplicationFiled: November 17, 2017Publication date: June 7, 2018Inventors: Jiajun WANG, Youlei LAI, YuIian ZHENG, Peng WANG, Tianjun XIA
-
Patent number: 9747215Abstract: A processor including a cache memory, processing logic, access logic, stride mask logic, count logic, arbitration logic, and a prefetcher. The processing logic submits load requests to access cache lines of a memory page. The access logic updates an access vector for the memory page, in which the access logic determines a minimum stride value between successive load requests. The stride mask logic provides a mask vector based on the minimum stride value. The count logic combines the mask vector with the access vector to provide an access count. The arbitration logic triggers a prefetch operation when the access count achieves a predetermined count threshold. The prefetcher performs the prefetch operation using a prefetch address determined by combining the minimum stride value with an address of a last one of the load requests. Direction of the stride may be determined, and a stable mode is described.Type: GrantFiled: January 21, 2016Date of Patent: August 29, 2017Assignee: VIA ALLIANCE SEMICONDUCTOR CO., LTD.Inventor: Jiajun Wang
-
Publication number: 20170168946Abstract: A processor including a cache memory, processing logic, access logic, stride mask logic, count logic, arbitration logic, and a prefetcher. The processing logic submits load requests to access cache lines of a memory page. The access logic updates an access vector for the memory page, in which the access logic determines a minimum stride value between successive load requests. The stride mask logic provides a mask vector based on the minimum stride value. The count logic combines the mask vector with the access vector to provide an access count. The arbitration logic triggers a prefetch operation when the access count achieves a predetermined count threshold. The prefetcher performs the prefetch operation using a prefetch address determined by combining the minimum stride value with an address of a last one of the load requests. Direction of the stride may be determined, and a stable mode is described.Type: ApplicationFiled: January 21, 2016Publication date: June 15, 2017Inventor: JIAJUN WANG
-
Patent number: 9582297Abstract: An example method is provided to perform policy-based data placement in a virtualized computing environment. The method may comprise receiving a request to create a virtual disk for a virtual machine in the virtualized computing environment. The request may include a usage type associated with the virtual disk. The method may further comprise, based on a data placement policy associated with the usage type, determining a datastore on which to place the virtual disk and to store data of the usage type associated with the virtual disk.Type: GrantFiled: May 13, 2014Date of Patent: February 28, 2017Assignee: VMware, Inc.Inventors: Zhao Jin, Enning Xiang, Ping Chen, Jiajun Wang, Yuanzhi Wang
-
Patent number: 9471365Abstract: In one embodiment, a computer system creates a first template VM that includes a first OS VMDK and a first software binary VMDK, and clones the first template VM to create a linked clone VM. The linked clone VM executes a guest OS by accessing the first OS VMDK and a software application by accessing the first software binary VMDK. The computer system further creates a second template VM that includes a second software binary VMDK, where the second software binary VMDK includes one or more upgrades to the software application that are not included in the first software binary VMDK. The computer system then detaches the first software binary VMDK from the linked clone VM and attaches the second software binary VMDK to the linked clone VM. The linked clone VM thereafter executes the software application by accessing the second software binary VMDK.Type: GrantFiled: July 7, 2015Date of Patent: October 18, 2016Assignee: VMware, Inc.Inventors: Feng Tian, Jin Zhang, Jiajun Wang, Zhao Jin
-
Publication number: 20150339149Abstract: In one embodiment, a computer system creates a first template VM that includes a first OS VMDK and a first software binary VMDK, and clones the first template VM to create a linked clone VM. The linked clone VM executes a guest OS by accessing the first OS VMDK and a software application by accessing the first software binary VMDK. The computer system further creates a second template VM that includes a second software binary VMDK, where the second software binary VMDK includes one or more upgrades to the software application that are not included in the first software binary VMDK. The computer system then detaches the first software binary VMDK from the linked clone VM and attaches the second software binary VMDK to the linked clone VM. The linked clone VM thereafter executes the software application by accessing the second software binary VMDK.Type: ApplicationFiled: July 7, 2015Publication date: November 26, 2015Inventors: Feng Tian, Jin Zhang, Jiajun Wang, Zhao Jin
-
Patent number: 9110757Abstract: In one embodiment, a computer system creates a first template VM that includes a first OS VMDK and a first software binary VMDK, and clones the first template VM to create a linked clone VM. The linked clone VM executes a guest OS by accessing the first OS VMDK and a software application by accessing the first software binary VMDK. The computer system further creates a second template VM that includes a second software binary VMDK, where the second software binary VMDK includes one or more upgrades to the software application that are not included in the first software binary VMDK. The computer system then detaches the first software binary VMDK from the linked clone VM and attaches the second software binary VMDK to the linked clone VM. The linked clone VM thereafter executes the software application by accessing the second software binary VMDK.Type: GrantFiled: January 14, 2013Date of Patent: August 18, 2015Assignees: VMware, Inc., Decho CorporationInventors: Feng Tian, Jin Zhang, Jiajun Wang, Zhao Jin
-
Publication number: 20140344809Abstract: An example method is provided to perform policy-based data placement in a virtualized computing environment. The method may comprise receiving a request to create a virtual disk for a virtual machine in the virtualized computing environment. The request may include a usage type associated with the virtual disk. The method may further comprise, based on a data placement policy associated with the usage type, determining a datastore on which to place the virtual disk and to store data of the usage type associated with the virtual disk.Type: ApplicationFiled: May 13, 2014Publication date: November 20, 2014Applicant: VMware, Inc.Inventors: Zhao JIN, Enning XIANG, Ping CHEN, Jiajun WANG, Yuanzhi WANG