Patents by Inventor Jin-Ki Jung
Jin-Ki Jung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090117742Abstract: A method for fabricating a pattern in a semiconductor device includes a single polysilicon hard mask by appropriately selecting spacer material in an SPT, thereby decreasing the number of fabrication processes. Furthermore, since the spacers are easily removed, it is possible to prevent the formation of a step between patterns of a cell region and a peripheral region.Type: ApplicationFiled: June 29, 2008Publication date: May 7, 2009Applicant: Hynix Semiconductor Inc.Inventor: Jin-Ki JUNG
-
Patent number: 7527986Abstract: A method for fabricating a magnetic tunnel junction cell comprises forming an insulation layer with an opening, forming a first pattern including multiple layers of a first electrode pattern on a bottom surface and a sidewall of the opening and an anti-ferromagnetic pattern over the first electrode pattern, forming a magnetic tunnel junction layer over the first pattern and the insulation layer, forming a second electrode having a line width greater than the width of the opening, over the magnetic tunnel junction layer, and etching the magnetic tunnel junction layer using the second electrode as an etch barrier.Type: GrantFiled: June 30, 2008Date of Patent: May 5, 2009Assignee: Hynix Semiconductor Inc.Inventor: Jin-Ki Jung
-
Publication number: 20090087968Abstract: A method for fabricating a fine pattern in a semiconductor device includes forming a first photoresist over a substrate where an etch target layer is formed, doping at least one impurity selected from group III elements and group V elements, of the periodic table, into the first photoresist, forming a photoresist pattern over the first photoresist, performing a dry etching process using the photoresist pattern to expose the first photoresist, etching the first photoresist by an oxygen-based dry etching to form a first photoresist pattern where a doped region is oxidized, and etching the etch target layer using the first photoresist pattern as an etch barrier.Type: ApplicationFiled: September 25, 2008Publication date: April 2, 2009Applicant: Hynix Semiconductor Inc.Inventor: Jin-Ki JUNG
-
Publication number: 20090050985Abstract: A semiconductor device with an increased channel length and a method for fabricating the same are provided. The semiconductor device includes: a substrate with an active region including a planar active region and a prominence active region formed on the planar active region; a gate insulation layer formed over the active region; and a gate structure including at least one gate lining layer encompassing the prominence active region on the gate insulation layer.Type: ApplicationFiled: October 14, 2008Publication date: February 26, 2009Inventor: Jin-Ki Jung
-
Publication number: 20090047788Abstract: A method for fabricating a semiconductor device includes forming a plurality of first hard mask patterns at certain intervals over a substrate where an etch target layer is formed, forming a sacrificial layer along a step of the substrate where the first hard mask patterns are formed, forming a second hard mask layer over the sacrificial layer, etching a portion of the second hard mask layer to expose the sacrificial layer and form second hard mask patterns remaining between the first hard mask patterns, removing the sacrificial layer between the first hard mask patterns and the second hard mask patterns, and etching the etch target layer using the first hard mask patterns and the second hard mask patterns as an etch mask.Type: ApplicationFiled: June 27, 2008Publication date: February 19, 2009Applicant: Hynix Semiconductor Inc.Inventor: Jin-Ki Jung
-
Patent number: 7442648Abstract: The present invention relates to a method for fabricating a semiconductor device using tungsten as a sacrificial hard mask material. The method includes the steps of: forming a layer on an etch target layer; forming a photoresist pattern on the layer; etching the layer by using the photoresist pattern as an etch mask along with use of a plasma containing CHF3 gas to form a sacrificial hard mask; and etching the etch target layer by using at least the sacrificial hard mask as an etch mask, thereby obtaining a predetermined pattern.Type: GrantFiled: June 10, 2005Date of Patent: October 28, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Ok Kim, Yun-Seok Cho, Seung-Chan Moon, Jin-Ki Jung, Sung-Kwon Lee, Jun-Hyeub Sun, Dong-Duk Lee, Jin-Woong Kim, Gyu-Han Yoon
-
Patent number: 7439104Abstract: A semiconductor device with an increased channel length and a method for fabricating the same are provided. The semiconductor device includes: a substrate with an active region including a planar active region and a prominence active region formed on the planar active region; a gate insulation layer formed over the active region; and a gate structure including at least one gate lining layer encompassing the prominence active region on the gate insulation layer.Type: GrantFiled: October 21, 2005Date of Patent: October 21, 2008Assignee: Hynix Semiconductor Inc.Inventor: Jin-Ki Jung
-
Publication number: 20080166876Abstract: A method for fabricating a semiconductor device includes forming an etch target layer over a substrate including a cell region and a peripheral region, forming a first mask pattern having a first portion and a second portion over the etch target layer in the cell region and forming a second mask pattern having a first portion and a second portion over the etch target layer in the peripheral region, forming a photoresist pattern over the cell region, trimming the first portion of the second mask pattern, removing the photoresist pattern and the second portion of the first mask pattern and the second portion of the second mask pattern, and etching the etch target layer to form a pattern in the cell region and a pattern in the peripheral region.Type: ApplicationFiled: June 29, 2007Publication date: July 10, 2008Inventor: Jin-Ki Jung
-
Publication number: 20070254470Abstract: A method for fabricating a semiconductor device is provided. The method includes forming a repair fuse over a substrate, forming an insulation layer over the repair fuse and the substrate, forming a metal line for use as a pad over the insulation layer, the metal line including a first metal layer and a second metal layer in a stack structure, forming a passivation layer over the substrate structure, forming a mask pattern for forming a pad open region and a fuse open region, etching the passivation layer and the insulation layer using a gas mixture that causes the insulation layer to remain over the repair fuse with a predetermined thickness and generates a polymer over the second metal layer, removing the polymer, and etching the second metal layer.Type: ApplicationFiled: December 27, 2006Publication date: November 1, 2007Inventor: Jin-Ki Jung
-
Patent number: 7226829Abstract: The present invention is related to a method for forming a storage node of a semiconductor device. The method includes the steps of: (a) forming a plurality of bit line patterns, each including a wire and a hard mask sequentially stacked on a surface of a substrate structure; (b) sequentially forming a first barrier layer and a first inter-layer insulation layer along a profile containing bit line patterns until filling spaces between the bit line patterns; (c) etching the first inter-layer insulation layer until a partial portion of the first inter-layer insulation layer remains on each space between the bit line patterns; (d) forming a second barrier layer on the first inter-layer insulation layer and the first barrier layer; and (e) etching the first and the second barrier layers and the remaining first inter-layer insulation layer to expose a surface of the substrate structure disposed between the bit line patterns.Type: GrantFiled: December 30, 2003Date of Patent: June 5, 2007Assignee: Hynix Semiconductor Inc.Inventors: Chang-Youn Hwang, Dong-Sauk Kim, Jin-Ki Jung
-
Publication number: 20060138468Abstract: A semiconductor device with an increased channel length and a method for fabricating the same are provided. The semiconductor device includes: a substrate with an active region including a planar active region and a prominence active region formed on the planar active region; a gate insulation layer formed over the active region; and a gate structure including at least one gate lining layer encompassing the prominence active region on the gate insulation layer.Type: ApplicationFiled: October 21, 2005Publication date: June 29, 2006Inventor: Jin-Ki Jung
-
Publication number: 20060079093Abstract: The present invention relates to a method for fabricating a semiconductor device using tungsten as a sacrificial hard mask material. The method includes the steps of: forming a layer on an etch target layer; forming a photoresist pattern on the layer; etching the layer by using the photoresist pattern as an etch mask along with use of a plasma containing CHF3 gas to form a sacrificial hard mask; and etching the etch target layer by using at least the sacrificial hard mask as an etch mask, thereby obtaining a predetermined pattern.Type: ApplicationFiled: June 10, 2005Publication date: April 13, 2006Inventors: Kwang-Ok Kim, Yun-Seok Cho, Seung-Chan Moon, Jin-Ki Jung, Sung-Kwon Lee, Jun-Hyeub Sun, Dong-Duk Lee, Jin-Woong Kim, Gyu-Han Yoon
-
Patent number: 7018930Abstract: A method for fabricating a semiconductor device capable of minimizing deformations of a photoresist pattern and losses of a hard mask. The method includes the steps of: forming an insulating layer for a hard mask on an etch-target layer; forming a sacrificial layer on the insulating layer; forming a photoresist pattern on the sacrificial layer; forming at least one sacrificial hard mask by etching the sacrificial layer with the photoresist pattern as an etching mask; forming the hard mask by etching the insulating layer with the sacrificial hard mask as an etching mask; and forming a predetermined number of patterns by etching the etch-target layer with use of the sacrificial hard mask and the hard mask as etching masks.Type: GrantFiled: November 12, 2002Date of Patent: March 28, 2006Assignee: Hynix Semiconductor Inc.Inventors: Sung-Kwon Lee, Sang-Ik Kim, Il-Young Kwon, Kuk-Han Yoon, Phil-Goo Kong, Jin-Sung Oh, Jin-Ki Jung, Jae-Young Kim, Kwang-Ok Kim, Myung-Kyu Ahn
-
Publication number: 20040180494Abstract: The present invention is related to a method for forming a storage node of a semiconductor device. The method includes the steps of: (a) forming a plurality of bit line patterns, each including a wire and a hard mask sequentially stacked on a surface of a substrate structure; (b) sequentially forming a first barrier layer and a first inter-layer insulation layer along a profile containing bit line patterns until filling spaces between the bit line patterns; (c) etching the first inter-layer insulation layer until a partial portion of the first inter-layer insulation layer remains on each space between the bit line patterns; (d) forming a second barrier layer on the first inter-layer insulation layer and the first barrier layer; and (e) etching the first and the second barrier layers and the remaining first inter-layer insulation layer to expose a surface of the substrate structure disposed between the bit line patterns.Type: ApplicationFiled: December 30, 2003Publication date: September 16, 2004Applicant: Hyinx Semiconductor Inc.Inventors: Chang-Youn Hwang, Dong-Sauk Kim, Jin-Ki Jung
-
Publication number: 20040019583Abstract: Disclosed is an external standalone database management device. The database management device comprises a database module of an external standalone type, and an interface. The database module includes a first storage unit for semi-permanently storing a database, a second storage unit for temporarily storing the database, an execution unit for executing the database in real time, and an initialization unit for initializing the first and second storage units and the execution unit with stable setup states when the database is executed. The interface is installed in the database module to interface contents being executed in the database module with an external management system which substantially manages the database. Data, executed by the execution unit and temporarily stored in the second storage unit, is semi-permanently stored in the first storage unit even though external power supply is interrupted.Type: ApplicationFiled: September 13, 2002Publication date: January 29, 2004Applicant: DOOSAN TMS CORPORATIONInventors: Jin Ki Jung, Ki Hwan Kim, Hae Dong Jeong, Myung Jong Choi, Dong Jun Won
-
Publication number: 20030104704Abstract: A method for fabricating a semiconductor device capable of minimizing deformations of a photoresist pattern and losses of a hard mask. The method includes the steps of: forming an insulating layer for a hard mask on an etch-target layer; forming a sacrificial layer on the insulating layer; forming a photoresist pattern on the sacrificial layer; forming at least one sacrificial hard mask by etching the sacrificial layer with the photoresist pattern as an etching mask; forming the hard mask by etching the insulating layer with the sacrificial hard mask as an etching mask; and forming a predetermined number of patterns by etching the etch-target layer with use of the sacrificial hard mask and the hard mask as etching masks.Type: ApplicationFiled: November 12, 2002Publication date: June 5, 2003Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Sung-Kwon Lee, Sang-Ik Kim, II-Young Kwon, Kuk-Han Yoon, Phil-Goo Kong, Jin-Sung Oh, Jin-Ki Jung, Jae-Young Kim, Kwang-Ok Kim, Myung-Kyu Ahn
-
Patent number: 5856238Abstract: A method for fabricating a metal wire of semiconductor devices is provided and comprises the steps of: depositing a barrier metal layer on an insulating film and subjecting the barrier metal layer to SF.sub.6 plasma treatment; forming an aluminum metal layer, a reflection-preventive layer and a photoresist film pattern on the surface of the barrier metal layer, in order; etching the reflection-preventive layer, the aluminum metal layer and the barrier metal layer to form a metal wire, with the photoresist film pattern serving as an etch mask; and removing the photoresist film pattern. The SF.sub.6 plasma treatment leaves no residue on the insulating film 2 during etching, as silicon nodule grows a little on the barrier metal layer when the aluminum metal layer is deposited thereon.Type: GrantFiled: June 2, 1997Date of Patent: January 5, 1999Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jin Ki Jung
-
Patent number: 5372971Abstract: A method for forming a via hole in multiple metal layers of the semiconductor device is disclosed. In a via hole forming process of the semiconductor device, a barrier layer is formed beneath the photoresistive layer. Accordingly, the polymer residue formed on the metal-layer pattern and side wall of the via hole is prevented during the plasma etching process.Type: GrantFiled: October 1, 1992Date of Patent: December 13, 1994Assignee: Hyundai Electronics Industries Co. Ltd.Inventors: Mi Young Kang, Gon Son, Jin Ki Jung