Patents by Inventor Jitendra Dasani
Jitendra Dasani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10217496Abstract: Various implementations described herein are directed to an integrated circuit with memory circuitry having an array of bitcells that are accessible via multiple bitlines. The integrated circuit may include a write driver coupled to at least one bitline of the multiple bitlines through a column multiplexer. The integrated circuit may include a pass transistor coupled to the write driver and the column multiplexer via a write data line. The integrated circuit may include a charge storage device coupled between the pass transistor and write assist enable circuitry. The integrated circuit may include a transmission gate coupled to a gate of the write driver. The integrated circuit may include a clamp transistor coupled between the gate of write driver and the charge storage device such that the clamp transistor receives a voltage assist signal from the charge storage device at the gate of the write driver.Type: GrantFiled: February 28, 2018Date of Patent: February 26, 2019Assignee: ARM LimitedInventors: Vivek Nautiyal, Jitendra Dasani, Satinderjit Singh, Shri Sagar Dwivedi, Bo Zheng, Fakhruddin Ali Bohra
-
Publication number: 20190057735Abstract: A circuit includes a dummy wordline, a dummy bitline, and a dummy cell coupled to the dummy bitline. The dummy cell includes an active pulldown nMOSFET and a pass nMOSFET having a gate connected to the dummy wordline, a first source terminal connected to the drain terminal of the active pulldown nMOSFET, and a drain terminal connected to the dummy bitline. The circuit further includes a substrate-connected dummy bitline coupled to the source terminal of each active pulldown nMOSFET and coupled to a substrate.Type: ApplicationFiled: August 17, 2017Publication date: February 21, 2019Inventors: Abhishek B. Akkur, Jitendra Dasani, Shri Sagar Dwivedi, Vivek Nautiyal, Satinderjit Singh, Vasimraja Bhavikatti
-
Patent number: 10147482Abstract: A memory device includes a bitcell array having a plurality of bitcells, a dummy wordline, a dummy row cell pulldown, and a write tracker coupling the dummy wordline to the dummy row cell pulldown. The write tracker is configured as a transmission gate during a read operation on the bitcell array, and is configured as having only one or more active nMOSFETs during a write operation on the bitcell array.Type: GrantFiled: March 17, 2017Date of Patent: December 4, 2018Assignee: ARM LimitedInventors: Jitendra Dasani, Vivek Nautiyal, Shri Sagar Dwivedi, Fakhruddin Ali Bohra
-
Publication number: 20180331681Abstract: Various implementations described herein are directed to a circuit. The circuit may include a memory circuit having a first latch. The circuit may include a power-on-reset circuit having a second latch coupled to the first latch. The second latch may be configured to reset the first latch to a predetermined state at power-up.Type: ApplicationFiled: July 23, 2018Publication date: November 15, 2018Inventors: Lalit Gupta, Vivek Nautiyal, Andy Wangkun Chen, Jitendra Dasani, Bo Zheng, Akshay Kumar, Vivek Asthana
-
Publication number: 20180268894Abstract: A memory device includes a bitcell array having a plurality of bitcells, a dummy wordline, a dummy row cell pulldown, and a write tracker coupling the dummy wordline to the dummy row cell pulldown. The write tracker is configured as a transmission gate during a read operation on the bitcell array, and is configured as having only one or more active nMOSFETs during a write operation on the bitcell array.Type: ApplicationFiled: March 17, 2017Publication date: September 20, 2018Inventors: Jitendra Dasani, Vivek Nautiyal, Shri Sagar Dwivedi, Fakhruddin Ali Bohra
-
Patent number: 10074410Abstract: Various implementations described herein may refer to and may be directed to an integrated circuit using shaping and timing circuitries. In one implementation, an integrated circuit may include memory that is accessed based on a voltage level on a first control line, and may include a control driver circuitry coupled to the first and a second control line that drives a first and a second control signal toward first or second voltage levels. The integrated circuit may include a shaper circuitry coupled to the control lines that includes a first clamping transistor that couples the first control line to a timed supply node in response to the driving of the second control signal toward the first voltage. The integrated circuit may include a timing circuitry coupled to the first shaper circuitry that includes a header transistor that couples the timed supply node to a voltage supply source.Type: GrantFiled: September 30, 2016Date of Patent: September 11, 2018Assignee: ARM LimitedInventors: Vivek Nautiyal, Jitendra Dasani, Fakhruddin Ali Bohra, Satinderjit Singh, Shri Sagar Dwivedi
-
Patent number: 10033376Abstract: Various implementations described herein are directed to a circuit. The circuit may include a memory circuit having a first latch. The circuit may include a power-on-reset circuit having a second latch coupled to the first latch. The second latch may be configured to reset the first latch to a predetermined state at power-up.Type: GrantFiled: April 29, 2016Date of Patent: July 24, 2018Assignee: ARM LimitedInventors: Lalit Gupta, Vivek Nautiyal, Andy Wangkun Chen, Jitendra Dasani, Bo Zheng, Akshay Kumar, Vivek Asthana
-
Patent number: 9953701Abstract: An SRAM with a first bitcell array having a first density and a first access speed, and a second bitcell array having a second density larger than the first density and a second access speed less than the first access speed. The SRAM further includes a first set of wordline drivers coupled to the first bitcell array, a second set of wordline drivers coupled to the second bitcell array, and a row decoder coupled to both the first and second bitcell arrays.Type: GrantFiled: February 22, 2017Date of Patent: April 24, 2018Assignee: ARM LimitedInventors: Fakhruddin Ali Bohra, Lalit Gupta, Shri Sagar Dwivedi, Jitendra Dasani
-
Publication number: 20180096715Abstract: Various implementations described herein may refer to and may be directed to an integrated circuit using shaping and timing circuitries. In one implementation, an integrated circuit may include memory that is accessed based on a voltage level on a first control line, and may include a control driver circuitry coupled to the first and a second control line that drives a first and a second control signal toward first or second voltage levels. The integrated circuit may include a shaper circuitry coupled to the control lines that includes a first clamping transistor that couples the first control line to a timed supply node in response to the driving of the second control signal toward the first voltage. The integrated circuit may include a timing circuitry coupled to the first shaper circuitry that includes a header transistor that couples the timed supply node to a voltage supply source.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: Vivek Nautiyal, Jitendra Dasani, Fakhruddin Ali Bohra, Satinderjit Singh, Shri Sagar Dwivedi
-
Publication number: 20170317672Abstract: Various implementations described herein are directed to a circuit. The circuit may include a memory circuit having a first latch. The circuit may include a power-on-reset circuit having a second latch coupled to the first latch. The second latch may be configured to reset the first latch to a predetermined state at power-up.Type: ApplicationFiled: April 29, 2016Publication date: November 2, 2017Inventors: Lalit Gupta, Vivek Nautiyal, Andy Wangkun Chen, Jitendra Dasani, Bo Zheng, Akshay Kumar, Vivek Asthana
-
Patent number: 9711243Abstract: Various implementations described herein are directed to an integrated circuit. The integrated circuit may include a first memory cell array disposed in a first area of the integrated circuit. The first memory cell array includes first memory cells. The integrated circuit may include a second memory cell array disposed in a second area of the integrated circuit that is different than the first area. The second memory cell array includes redundant memory cells that are separate from the first memory cells.Type: GrantFiled: June 21, 2016Date of Patent: July 18, 2017Assignee: ARM LimitedInventors: Vivek Nautiyal, Fakhruddin Ali Bohra, Satinderjit Singh, Jitendra Dasani, Shri Sagar Dwivedi
-
Patent number: 9236140Abstract: A complementary read-only memory (ROM) cell includes a transistor; and a bit line and a complementary bit line adjacent to the transistor; wherein a drain terminal of the transistor is connected to one of the bit line and the complementary bit line based on data programmed in the ROM cell.Type: GrantFiled: August 29, 2013Date of Patent: January 12, 2016Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventor: Jitendra Dasani
-
Publication number: 20140003121Abstract: A complementary read-only memory (ROM) cell includes a transistor; and a bit line and a complementary bit line adjacent to the transistor; wherein a drain terminal of the transistor is connected to one of the bit line and the complementary bit line based on data programmed in the ROM cell.Type: ApplicationFiled: August 29, 2013Publication date: January 2, 2014Applicant: STMicroelectronics International N.V.Inventor: Jitendra DASANI
-
Patent number: 8526209Abstract: A complementary read-only memory (ROM) cell includes a transistor; and a bit line and a complementary bit line adjacent to the transistor; wherein a drain terminal of the transistor is connected to one of the bit line and the complementary bit line based on data programmed in the ROM cell.Type: GrantFiled: June 24, 2011Date of Patent: September 3, 2013Assignee: STMicroelectronics International N.V.Inventor: Jitendra Dasani
-
Patent number: 8378711Abstract: A circuit for detecting a single bit upset in a dynamic logic circuit includes a latch circuit having an input for receiving a reset signal, and an output for providing a flag output signal, the latch circuit being clocked by a first clock signal, a first transistor having a drain coupled to the output of the latch circuit, a gate for receiving a second clock signal, and a source, and a second transistor having a drain coupled to the source of the first transistor, a gate for receiving a third clock signal, and a source coupled to ground.Type: GrantFiled: March 1, 2011Date of Patent: February 19, 2013Assignees: STMicroelectronics S.r.l., STMicroelectronics International N.V.Inventors: Chirag Gulati, Jitendra Dasani, Rita Zappa, Stefano Corbani
-
Publication number: 20120223735Abstract: A circuit for detecting a single bit upset in a dynamic logic circuit includes a latch circuit having an input for receiving a reset signal, and an output for providing a flag output signal, the latch circuit being clocked by a first clock signal, a first transistor having a drain coupled to the output of the latch circuit, a gate for receiving a second clock signal, and a source, and a second transistor having a drain coupled to the source of the first transistor, a gate for receiving a third clock signal, and a source coupled to ground.Type: ApplicationFiled: March 1, 2011Publication date: September 6, 2012Applicants: STMicroelectronics S.r.l., STMicroelectronics Pvt Ltd.Inventors: Chirag GULATI, Jitendra DASANI, Rita ZAPPA, Stefano CORBANI
-
Publication number: 20120163063Abstract: A complementary read-only memory (ROM) cell includes a transistor; and a bit line and a complementary bit line adjacent to the transistor; wherein a drain terminal of the transistor is connected to one of the bit line and the complementary bit line based on data programmed in the ROM cell.Type: ApplicationFiled: June 24, 2011Publication date: June 28, 2012Applicant: STMicroelectronics Pvt Ltd.Inventor: Jitendra DASANI
-
Publication number: 20100115385Abstract: An embodiment of the present disclosure relates to detection of data access element selection errors during data access in data storage arrays. An embodiment of the disclosure describes a system including a data storage array comprising a first and a second error identifier. The error identifiers generate an error signal in case multiple data access elements are selected or no data access element is selected, respectively. A system for detection of data-access-element-selection errors further comprises a common error-signal generator which provides an output when an error signal is generated by either of said error identifiers.Type: ApplicationFiled: November 5, 2009Publication date: May 6, 2010Applicant: STMICROELECTRONICS PVT. LTD.Inventors: NAVEEN BATRA, JITENDRA DASANI
-
Publication number: 20070201270Abstract: A memory chip configuration aims that reduces the bitline leakage in standby as well as dynamic operation mode. The chip design comprises of—a n×m FET matrix, vertically running bitlines—each shared by a column in the array, horizontally running wordlines—each shared by a row in the array, horizontally running sourcelines—each shared by a row in the array. The sourceline signal for a row is generated by complementing the wordline signal for the same row. The memory cell read operations with the proposed configuration, substantially control the bitline leakage current thereby enhancing the memory speed by reducing the noise during read operations. Also the configuration is unconstrained by design parameters that include size and geometries of memory chips, cell densities, complexity of memory structures, fabrication technologies, etc.Type: ApplicationFiled: December 29, 2006Publication date: August 30, 2007Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Kallol Chatterjee, Vivek Asthana, Jitendra Dasani