Patents by Inventor Joerg Vollrath
Joerg Vollrath has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9251871Abstract: The invention relates to a sense amplifier for sensing and amplifying data stored in a memory cell, the sense amplifier being connected between a bit line (BL) and a reference bit line complementary (/BL) to the first bit line and comprising: a sense circuit (SC) capable of providing an output indicative of the data stored in the memory cell; and a precharge and decode circuit (PDC) comprising a pair of dual gate transistors (T5, T6) for precharging the first and second bit lines during a precharge operation and for transferring the output provided by the sense circuit to a data line (LIO,/LIO) during a read operation.Type: GrantFiled: November 14, 2012Date of Patent: February 2, 2016Assignee: SoitecInventors: Richard Ferrant, Joerg Vollrath, Roland Thewes, Wolfgang Hoenlein, Hofmann Franz, Gerhard Enders
-
Publication number: 20140321225Abstract: The invention relates to a sense amplifier for sensing and amplifying data stored in a memory cell, the sense amplifier being connected between a bit line (BL) and a reference bit line complementary (/BL) to the first bit line and comprising: a sense circuit (SC) capable of providing an output indicative of the data stored in the memory cell; and a precharge and decode circuit (PDC) comprising a pair of dual gate transistors (T5, T6) for precharging the first and second bit lines during a precharge operation and for transferring the output provided by the sense circuit to a data line (LIO,/LIO) during a read operation.Type: ApplicationFiled: November 14, 2012Publication date: October 30, 2014Applicant: SOITECInventors: Richard Ferrant, Joerg Vollrath, Roland Thewes, Wolfgang Hoenlein, Hofmann Franz, Gerhard Enders
-
Patent number: 7719868Abstract: An integrated semiconductor memory has memory cells, with at least one pair of bit lines which comprises a first bit line and a second bit line, and with at least one sense amplifier which has the first bit line and the second bit line connected to it. The bit lines respectively have a first conductor track structure and a second conductor track structure, where the memory cells are respectively connected to the second conductor track structure, and where the first conductor track structure is respectively interposed between the sense amplifier and the second conductor track structure of the respective bit line and is arranged at a greater distance from the substrate area than the respective second conductor track structure.Type: GrantFiled: March 8, 2007Date of Patent: May 18, 2010Assignee: Qimonda AGInventor: Joerg Vollrath
-
Publication number: 20100039845Abstract: An integrated circuit includes a memory cell array including a plurality of memory cells. A first plurality of bit lines is positioned in a first plane. The first plurality of bit lines is electrically coupled to a first set of the memory cells. A second plurality of bit lines is positioned in a second plane that is different than the first plane. The second plurality of bit lines is electrically coupled to a second set of the memory cells.Type: ApplicationFiled: August 18, 2008Publication date: February 18, 2010Inventors: Joerg Vollrath, Marcin Gnat
-
Patent number: 7626870Abstract: A semiconductor device with a plurality of one time programmable elements and to a method for programming a semiconductor device, and to a method for operating a semiconductor device is disclosed. One embodiment provides a method for programming a semiconductor device comprising a plurality of one time programmable elements that form a group of one time programmable elements. The one time programmable elements of the group are left in a non-programmed state if a first information is to be stored by the group. A first one time programmable element of the group is programmed if a second information differing from the first information is to be stored by the group.Type: GrantFiled: December 18, 2007Date of Patent: December 1, 2009Assignee: Qimonda AGInventor: Joerg Vollrath
-
Publication number: 20080180983Abstract: A semiconductor device and method with a plurality of different one time programmable elements. One embodiment provides a semiconductor device having a plurality of different one time programmable elements that form a group of one time programmable elements, wherein at least one bit of information is jointly stored by the plurality of different one time programmable elements of the group.Type: ApplicationFiled: January 29, 2008Publication date: July 31, 2008Applicant: QIMONDA AGInventor: Joerg Vollrath
-
Patent number: 7402859Abstract: A field effect semiconductor comprises a semiconductor layer having a surface, a first and a second semiconductor region in the semiconductor layer, which are arranged next to one another at the surface of the semiconductor layer, an insulating layer between the first semiconductor region and the second semiconductor region, a semiconductor strip on the surface of the semiconductor layer, which semiconductor strip overlaps the first semiconductor region and the second semiconductor region and adjoins these. A gate overlaps the semiconductor strip at least in the region of the insulating layer. A gate dielectric insulates the gate from the semiconductor strip the first semiconductor region and the second semiconductor region. The semiconductor strip and the gate being formed such that the semiconductor strip is electrically insulating at a first predetermined gate voltage and is electrically conductive at a second predetermined gate voltagero.Type: GrantFiled: March 15, 2005Date of Patent: July 22, 2008Assignee: Infineon Technologies AGInventors: Joerg Vollrath, Marcin Gnat, Ralf Schneider, Stephan Schroeder
-
Publication number: 20080151594Abstract: A semiconductor device with a plurality of one time programmable elements and to a method for programming a semiconductor device, and to a method for operating a semiconductor device is disclosed. One embodiment provides a method for programming a semiconductor device comprising a plurality of one time programmable elements that form a group of one time programmable elements. The one time programmable elements of the group are left in a non-programmed state if a first information is to be stored by the group. A first one time programmable element of the group is programmed if a second information differing from the first information is to be stored by the group.Type: ApplicationFiled: December 18, 2007Publication date: June 26, 2008Applicant: QIMONDA AGInventor: Joerg Vollrath
-
Patent number: 7376026Abstract: An integrated semiconductor memory includes a memory cell array in which first sense amplifiers are arranged on a right-hand side of the memory cell array and second sense amplifiers are arranged on a left-hand side of the memory cell array. Due to “post-sense coupling” effects upon activation of the sense amplifiers in conjunction with capacitive coupling effects between bit lines, potential changes occur on adjacent bit lines. The integrated semiconductor memory makes it possible to simulate parasitic coupling effects between adjacent bit lines in a functional test in which the first and second sense amplifiers can be activated in temporarily delayed fashion. As a result, the test severity can be improved and test time can be saved.Type: GrantFiled: March 1, 2006Date of Patent: May 20, 2008Assignee: Infineon Technologies AGInventors: Joerg Vollrath, Marcin Gnat
-
Patent number: 7372095Abstract: An integrated semiconductor circuit includes a transistor and a strip conductor (11). The transistor includes a first (1) and a second source/drain region (2) and a gate electrode. The strip conductor (11) is electrically insulated from a semiconductor body at least by a gate dielectric and forms the gate electrode in the area of the transistor. The strip conductor (11) extends along a first direction (x) in the area of the transistor. The second source/drain region (2) is arranged offset with respect to the first source/drain region (1) in the first direction (x). The transistor thus formed has an inversion channel (K1) that only extends between two corner areas (1a, 2a) facing one another of the first and of the second source/drain region, i.e. is much narrower than in the case of a conventional transistor.Type: GrantFiled: August 26, 2005Date of Patent: May 13, 2008Assignee: Infineon Technologies AGInventor: Joerg Vollrath
-
Patent number: 7365554Abstract: An integrated circuit includes a current generator circuit with a first input terminal for applying a reference voltage and a second input terminal for applying an input voltage, which is generated internally from an externally applied supply voltage by a voltage generator circuit. The current generator circuit is connected to an output terminal via an interconnect. A first current flows on the interconnect in a test operating state of the integrated circuit. The current generator circuit generates a first partial current in a first test cycle of a test operating state and a second partial current in a subsequent second test cycle. The partial currents are each superposed on the first current on the interconnect. Consequently, three currents occur at the output terminal during the test operating state. The internally generated input voltage of the current generator circuit is determined from the three currents and the reference voltage.Type: GrantFiled: March 29, 2005Date of Patent: April 29, 2008Assignee: Infineon Technologies AGInventors: Joerg Vollrath, Marcin Gnat, Aurel von Campenhausen, Ralf Schneider
-
Publication number: 20080079455Abstract: An interface between a test access port of an integrated circuit chip and a test equipment, which is designed to perform a functional test of the chip, is provided. The interface includes electric pads on either sides of the chip and the test equipment. The pads are arranged to interact by means of capacitive coupling, when a test data signal is input to one of the pads. Preferably, both pads are connected with either a receiver or a driver depending on the direction of the data flow. The electric pads relating to the chip's side may be arranged within the wiring substrate of a chip package, particularly along edge portion of the substrate, which encompasses an inner portion of the substrate, in which a ball-grid-array can be formed.Type: ApplicationFiled: October 3, 2007Publication date: April 3, 2008Inventors: Joerg Vollrath, Marcin Gnat, Ralf Schneider
-
Patent number: 7313741Abstract: An integrated semiconductor memory includes memory cells that store a first data record has at least one datum with a first or second data value and a second data record has at least one datum with the first or second data value. The integrated semiconductor memory has a combination circuit that generates the third data record on the output side from the data records fed to the combination circuit on the input side to ascertain based on the third data record whether the first and second data records have been fed to the combination circuit on the input side. The combination circuit generates the datum of the third data record with the first data value, if the first and second data records were fed to the combination circuit on the input side.Type: GrantFiled: June 6, 2005Date of Patent: December 25, 2007Assignee: Infineon Technologies AGInventors: Joerg Vollrath, Marcin Gnat, Aurel von Campenhausen, Frank Schroeppel
-
Publication number: 20070211509Abstract: An integrated semiconductor memory has memory cells, with at least one pair of bit lines which comprises a first bit line and a second bit line, and with at least one sense amplifier which has the first bit line and the second bit line connected to it. The bit lines respectively have a first conductor track structure and a second conductor track structure, where the memory cells are respectively connected to the second conductor track structure, and where the first conductor track structure is respectively interposed between the sense amplifier and the second conductor track structure of the respective bit line and is arranged at a greater distance from the substrate area than the respective second conductor track structure.Type: ApplicationFiled: March 8, 2007Publication date: September 13, 2007Inventor: Joerg Vollrath
-
Patent number: 7224627Abstract: Integrated semiconductor circuits, in particular, dynamic random access memories include a multiplicity of generator circuits for generating internal voltage levels from an externally applied supply voltage. During testing, the internal voltage levels are altered by the output voltage generated at the output of the generator circuit being adapted to an externally applied test voltage. If the test voltage is outside a tolerance range, the semiconductor circuit maybe destroyed. A protection circuit connected in parallel with the generator circuit limits the output voltage.Type: GrantFiled: April 7, 2005Date of Patent: May 29, 2007Assignee: Infineon Technologies AGInventors: Marcin Gnat, Aurel von Campenhausen, Joerg Vollrath, Ralf Schneider
-
Patent number: 7203883Abstract: An integrated semiconductor memory, which can be operated in a normal operating state and a test operating state, includes a current pulse circuit with an input terminal for applying an input signal. The current pulse circuit is connected to an output terminal via an interconnect for carrying a current. In the test operating state, the current pulse circuit generates at least one first current pulse with a first, predetermined time duration in a first test cycle and at least one second current pulse with a second, unknown time duration in a subsequent second test cycle. In addition to a first current flowing on the interconnect in the normal operating state, a second current flows on the interconnect during the first test cycle and a third current flows during the second test cycle in the test operating state.Type: GrantFiled: March 23, 2005Date of Patent: April 10, 2007Assignee: Infineon Technologies AGInventors: Aurel von Campenhausen, Marcin Gnat, Joerg Vollrath, Ralf Schneider
-
Patent number: 7196537Abstract: An integrated circuit includes a circuit component, a first control circuit and a switchable resistance network. An input voltage is fed to the circuit component on the input side. A control signal generated by the first control circuit is fed to the control terminal of the circuit component. With the switchable resistance network, the first resistance or the second resistance is connected between an output terminal of the circuit component and the output terminal of the integrated circuit to generate a voltage drop between the input side and the output terminal of the circuit component. The integrated circuit makes it possible to generate a current at the output terminal of the circuit component in a manner dependent on the control signal and the voltage dropped between the input side and the output terminal of the circuit component. Families of characteristic curves of transistors of an integrated circuit are determined by the integrated circuit.Type: GrantFiled: March 30, 2005Date of Patent: March 27, 2007Assignee: Infineon Technologies AGInventors: Aurel von Campenhausen, Joerg Vollrath, Ralf Schneider, Marcin Gnat
-
Publication number: 20060198223Abstract: An integrated semiconductor memory includes a memory cell array in which first sense amplifiers are arranged on a right-hand side of the memory cell array and second sense amplifiers are arranged on a left-hand side of the memory cell array. Due to “post-sense coupling” effects upon activation of the sense amplifiers in conjunction with capacitive coupling effects between bit lines, potential changes occur on adjacent bit lines. The integrated semiconductor memory makes it possible to simulate parasitic coupling effects between adjacent bit lines in a functional test in which the first and second sense amplifiers can be activated in temporarily delayed fashion. As a result, the test severity can be improved and test time can be saved.Type: ApplicationFiled: March 1, 2006Publication date: September 7, 2006Inventors: Joerg Vollrath, Marcin Gnat
-
Patent number: 7068546Abstract: An integrated memory contains a memory cell array, which has word lines and bit lines, and a read/write amplifier, which is connected to the bit lines for the assessing and amplifying data signals. A voltage generator circuit generates a voltage supply for application to the read/write amplifier. A potential difference is applied to the read/write amplifier using different supply potentials. The voltage generator circuit increases the potential difference applied to the read/write amplifier for a limited period of time during an assessment and amplification operation of the read/write amplifier. Charge-dependent control is implemented in the voltage generator circuit. An assessment and amplification operation can be carried out at a comparatively high switching speed and a low power consumption is possible.Type: GrantFiled: April 2, 2004Date of Patent: June 27, 2006Assignee: Infineon Technologies AGInventors: Ralf Schneider, Joerg Vollrath, Marcin Gnat
-
Patent number: 7051253Abstract: According to an embodiment of the present invention, a method is provided for determining a fail string for a device. The method includes determining a test pattern for a portion of an address space wherein the test pattern includes at least one address in the address space and the portion of the address space includes at least one x address and at least one y addresses. The method executes a test a plurality of times for each test pattern, wherein every combination of the test pattern is tested, wherein the combinations include each address held at a first potential for at least a first test and a second potential for at least a second test. The method includes determining a fail string for the device including pass/fail results for the test pattern, and combining the pass/fail results in the fail string.Type: GrantFiled: August 16, 2001Date of Patent: May 23, 2006Assignee: Infineon Technologies Richmond LPInventors: Randall Rooney, Joerg Vollrath