Patents by Inventor Johan H. Huijsing
Johan H. Huijsing has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11973476Abstract: Chopper amplifiers with low intermodulation distortion (IMD) are provided. To compensate for IMD, at least one distortion compensation channel is included in parallel with chopper amplifier circuitry of a main signal channel. Additionally, output selection switches are included for selecting between the output of the main signal path and the distortional compensation channel(s) over time to maintain the output current continuous. Such IMD compensation can be realized by filling in missing current of the main signal channel using the distortion compensation channel(s), or by using channel outputs only when they have settled current.Type: GrantFiled: June 29, 2021Date of Patent: April 30, 2024Assignee: Technische Universiteit DelftInventors: Casper Thije Rooijers, Johan H. Huijsing, Kofi A. A. Makinwa
-
Publication number: 20220077829Abstract: Chopper amplifiers with low intermodulation distortion (IMD) are provided. To compensate for IMD, at least one distortion compensation channel is included in parallel with chopper amplifier circuitry of a main signal channel. Additionally, output selection switches are included for selecting between the output of the main signal path and the distortional compensation channel(s) over time to maintain the output current continuous. Such IMD compensation can be realized by filling in missing current of the main signal channel using the distortion compensation channel(s), or by using channel outputs only when they have settled current.Type: ApplicationFiled: June 29, 2021Publication date: March 10, 2022Inventors: Casper Thije Rooijers, Johan H. Huijsing, Kofi A. A. Makinwa
-
Publication number: 20090195431Abstract: A single-slope ADC, particularly suitable for use in a massive-parallel ADC architecture in a readout circuit of a CMOS imager. A plurality of ramp signals are generated which define non-overlapping sub-ranges of the full input range. For each ADC channel, the sub-range in which the voltage of the input signal falls is determined, and the corresponding ramp signal is selected for use in the A/D conversion. Thus, the speed of the A/D conversion process can be increased and the power consumption decreased.Type: ApplicationFiled: August 22, 2007Publication date: August 6, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Martijn F. Snoeij, Adrianus J. Mierop, Albert J.P. Theuwissen, Johan H. Huijsing
-
Patent number: 7391351Abstract: When a reference signal is generated for a digital-to-analog converter in the feedback path of a sigma-delta modulator, the reference signal can contain modulated error signals, for example when the reference generator implements dynamic element matching. By controlling the reference signal generation in dependence on the bitstream output from the sigma-delta modulator, the effects of intermodulation of the reference signal with the bitstream can be reduced.Type: GrantFiled: May 25, 2005Date of Patent: June 24, 2008Assignee: NXP B.V.Inventors: Michiel A. P. Pertijs, Kofi A. A. Makinwa, Johan H. Huijsing
-
Patent number: 6911864Abstract: An amplifier (AMP) is provided with a pair of choppers (CHPi,CHPo) in order to reduce the DC-offset and the noise produced by the amplifier (AMP). To obtain an optimal noise reduction the pair of choppers (CHPi,CHPo) operate on a high frequency. As a result the DC-offset cancellation is not optimal because a so-called charge injection of the switches in the pair of choppers (CHPi,CHPo) produces a DC-offset. To overcome this problem the amplifier (AMP) is further provided with further offset cancellation means which are for example formed by a further pair of choppers (CHPfi,CHPfo). This further pair of choppers (CHPfi,CHPfo) operates on a relatively low frequency. The combination of the pair of choppers (CHPi,CHPo) and the further pair of choppers (CHPfi,CHPfo) guarantees an optimal DC-offset cancellation as well as an optimal noise cancellation.Type: GrantFiled: April 5, 2001Date of Patent: June 28, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6542020Abstract: Signal correction in a bipolar transistor circuit having a base-emitter voltage and a non-linear output signal corresponding to a detectable characteristic is improved by correcting non-linearity in the signal at third and/or higher-orders. According to an example embodiment of the present invention, the output of the transistor is corrected as a function of the base-emitter voltage, the non-linear output signal and a generated non-linearity. The generated non-linearity is adapted to cancel the non-linearity of the non-linear output signal when added thereto. Various implementations of the present invention are applicable to a variety of applications, each of which may have selected characteristics that are accounted for by the generated non-linearity, which is selectively adapted for each particular application. In this manner, third and higher-order corrections can be made, and the detection of characteristics such as data, temperature and other terms is improved.Type: GrantFiled: May 14, 2002Date of Patent: April 1, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Michiel A. P. Pertus, Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6542030Abstract: An amplifier comprising an input stage (IPST) having a pair of inputs (INN,INI) for receiving a differential input signal (Vin) and a pair of outputs (CQ6,CQ7) for delivering a differential intermediate signal in response to the differential input signal (Vin); an intermediate stage (INTST) for converting the differential intermediate signal to a non-differential intermediate signal, which intermediate stage (INTST) comprises a current mirror (Q5,R5,Q4,R4) having an input branch (Q5,R5) and an output branch (Q4,R4) for receiving the differential intermediate signal; an output stage (OPST) having an input coupled to the output branch (Q4,R4) and having an output for delivering an output signal (Vout) to an output (OP) of the amplifier; and means for stabilizing the amplifier. The means for stabilizing the amplifier comprises a capacitor (CM2) coupled between the output (OP) of the amplifier and the input branch (Q5,R5), and provides a large bandwidth and low supply voltage amplifier.Type: GrantFiled: September 28, 2001Date of Patent: April 1, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Johan H. Huijsing, Klaas-Jan De Langen
-
Publication number: 20020158680Abstract: Signal correction in a bipolar transistor circuit having a base-emitter voltage and a non-linear output signal corresponding to a detectable characteristic is improved by correcting non-linearity in the signal at third and/or higher-orders. According to an example embodiment of the present invention, the output of the transistor is corrected as a function of the base-emitter voltage, the non-linear output signal and a generated non-linearity. The generated non-linearity is adapted to cancel the non-linearity of the non-linear output signal when added thereto. Various implementations of the present invention are applicable to a variety of applications, each of which may have selected characteristics that are accounted for by the generated non-linearity, which is selectively adapted for each particular application. In this manner, third and higher-order corrections can be made, and the detection of characteristics such as data, temperature and other terms is improved.Type: ApplicationFiled: May 14, 2002Publication date: October 31, 2002Applicant: PHILIPS SEMICONDUCTORSInventors: Michiel A.P. Pertus, Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6456145Abstract: Signal correction in a bipolar transistor circuit having a base-emitter voltage and a non-linear output signal corresponding to a detectable characteristic is improved by correcting non-linearity in the signal at third and/or higher-orders. According to an example embodiment of the present invention, the output of the transistor circuit is corrected as a function of the base-emitter voltage, the non-linear output signal and a generated non-linearity. The generated non-linearity is adapted to cancel the non-linearity of the non-linear output signal. Various implementations of the present invention are applicable to a variety of applications, each of which may have selected characteristics that are accounted for by the generated non-linearity, which is selectively adapted for each particular application. In one implementation, the non-linearity is generated using two or more division circuits.Type: GrantFiled: September 28, 2000Date of Patent: September 24, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Michiel A. P. Pertijs, Anthonius Bakker, Johan H. Huijsing
-
Publication number: 20020063598Abstract: An amplifier comprising an input stage (IPST) having a pair of inputs (INN,INI) for receiving a differential input signal (Vin) and a pair of outputs (CQ6,CQ7) for delivering a differential intermediate signal in response to the differential input signal (Vin); an intermediate stage (INTST) for converting the differential intermediate signal to a non-differential intermediate signal, which intermediate stage (INTST) comprises a current mirror (Q5,R5,Q4,R4) having an input branch (Q5,R5) and an output branch (Q4,R4) for receiving the differential intermediate signal; an output stage (OPST) having an input coupled to the output branch (Q4,R4) and having an output for delivering an output signal (Vout) to an output (OP) of the amplifier; and means for stabilizing the amplifier. The means for stabilizing the amplifier comprises a capacitor (CM2) coupled between the output (OP) of the amplifier and the input branch (Q5,R5), and provides a large bandwidth and low supply voltage amplifier.Type: ApplicationFiled: September 28, 2001Publication date: May 30, 2002Inventors: Johan H. Huijsing, Klaas-Jan De Langen
-
Patent number: 6366165Abstract: An amplifier comprising an input stage (IPST) having a pair of inputs (INN,INI) for receiving a differential input signal (Vin) and a pair of outputs (CQ6,CQ7) for delivering a differential intermediate signal in response to the differential input signal (Vin); an intermediate stage (INTST) for converting the differential intermediate signal to a non-differential intermediate signal, which intermediate stage (INTST) comprises a current mirror (Q5,R5,Q4,R4) having an input branch (Q5,R5) and an output branch (Q4,R4) for receiving the differential intermediate signal; an output stage (OPST) having an input coupled to the output branch (Q4,R4) and having an output for delivering an output signal (Vout) to an output (OP) of the amplifier; and means for stabilizing the amplifier. The means for stabilizing the amplifier comprises a capacitor (CM2) coupled between the output (OP) of the amplifier and the input branch (Q5,R5).Type: GrantFiled: November 12, 1999Date of Patent: April 2, 2002Assignee: U.S. Philips CorporationInventors: Johan H. Huijsing, Klaas-Jan De Langen
-
Publication number: 20010011923Abstract: An amplifier (AMP) is provided with a pair of choppers (CHPi,CHPo) in order to reduce the DC-offset and the noise produced by the amplifier (AMP). To obtain an optimal noise reduction the pair of choppers (CHPi,CHPo) operate on a high frequency. As a result the DC-offset cancellation is not optimal because a so-called charge injection of the switches in the pair of choppers (CHPi,CHPo) produces a DC-offset. To overcome this problem the amplifier (AMP) is further provided with further offset cancellation means which are for example formed by a further pair of choppers (CHPfi,CHPfo). This further pair of choppers (CHPfi,CHPfo) operates on a relatively low frequency. The combination of the pair of choppers (CHPi,CHPo) and the further pair of choppers (CHPfi,CHPfo) guarantees an optimal DC-offset cancellation as well as an optimal noise cancellation.Type: ApplicationFiled: April 5, 2001Publication date: August 9, 2001Applicant: U.S. Philips CorporationInventors: Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6262626Abstract: An amplifier (AMP) is provided with a pair of choppers (CHPi,CHPo) in order to reduce the DC-offset and the noise produced by the amplifier (AMP). To obtain an optimal noise reduction the pair of choppers (CHPi,CHPo) operate on a high frequency. As a result the DC-offset cancellation is not optimal because a so-called charge injection of the switches in the pair of choppers (CHPi,CHPo) produces a DC-offset. To overcome this problem the amplifier (AMP) is further provided with further offset cancellation means which are for example formed by a further pair of choppers (CHPfi,CHPfo). This further pair of choppers (CHPfi,CHPfo) operates on a relatively low frequency. The combination of the pair of choppers (CHPi,CHPo) and the further pair of choppers (CHPfi,CHPfo) guarantees an optimal DC-offset cancellation as well as an optimal noise cancellation.Type: GrantFiled: November 12, 1999Date of Patent: July 17, 2001Assignee: U.S. Philips CorporationInventors: Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6218894Abstract: A reference circuit contains a PTAT (Proportional To Absolute Temperature) core. In the PTAT core there is a difference between the currents densities flowing through a first and second transistor. This difference results in a difference in junction voltage in the first and second transistor. The currents are adjusted by a local feedback loop in proportion to one another until the difference in junction voltage equals a voltage drop across a resistor. According to the invention the currents to both transistors are supplied by current sources, and the currents are adjusted by deviating a fraction of the supplied current from the transistors. This makes it possible to reference all control voltages for the transistors and the local feedback loop to the same supply connection, which increases the stability and power supply rejection of the circuit.Type: GrantFiled: September 15, 1999Date of Patent: April 17, 2001Assignee: U.S. Philips CorporationInventors: Klaas-Jan De Langen, Johan H. Huijsing
-
Patent number: 6198267Abstract: A current generator for delivering a reference current of which the value is proportional to the absolute temperature comprises first and second bipolar transistors (Q1, Q2) which are biased respectively by first and second current sources (I1, I2). The voltage difference between the emitters of the first and second bipolar transistors (Q1, Q2) is regulated to virtually zero volt by means of regulation means (RGMNS). Because of the presence of resistors (R1-R3) in series with the bases of the first and second bipolar transistors (Q1, Q2) instead of the presence of resistors in series with the emitters, the first and second bipolar transistors (Q1, Q2) can be chopped by switches without suffering from the disadvantageous effect of the undesired series resistances of the switches. For this reason by the chopping of the first and second bipolar transistors (Q1, Q2) the accuracy of the reference current is improved significantly.Type: GrantFiled: November 12, 1999Date of Patent: March 6, 2001Assignee: U.S. Philips CorporationInventors: Anthonius Bakker, Johan H. Huijsing
-
Patent number: 6118341Abstract: A functional circuit such as an OP-amp has a differential output. A common mode signal at the differential output is adjusted by means of a common mode feedback circuit coupled between the differential output and the common mode adjustment input. The common mode feedback circuit contains IGFETs, each having a channel and a backgate, each connection of the differential output being coupled to the backgate of a respective one of the IGFETS. Thus the voltages at the outputs influence the current through the channel. The sum of the currents determines a feedback to the common mode control input.Type: GrantFiled: November 2, 1998Date of Patent: September 12, 2000Assignee: Philips Electronics North America CorporationInventors: Johan H. Huijsing, Behzad Shahi
-
Patent number: 5631607Abstract: Compact g.sub.m -control circuits for CMOS rail-to-rail input stages operating in strong inversion are provided. The G.sub.m -control circuit makes the sum of the gate-source voltages of the complementary input transistors, and therefore the g.sub.m of the input stage constant. The compact g.sub.m -control circuits implement a floating voltage source in the form of circuit elements between the N and P-channel input stage transistors and the positive and negative supply rails of the operational amplifier.Type: GrantFiled: September 6, 1995Date of Patent: May 20, 1997Assignee: Philips Electronics North America CorporationInventors: Johan H. Huijsing, Ronald Hogervorst, John Tero
-
Patent number: 5604918Abstract: A two-line multi-station bus system has a clock wire and a data wire and supports selective slave station addressing by a prevalent master station for thereupon eliciting a bitwise clocked data transfer between the clocking master station and an addressed and clocked slave station. Moreover, the system supports analog signal transfer in that the prevalent master station has a holding member for while eliciting the analog signal from the actual addressed slave station holding said clocking through carrying the clock wire at a predetermined binary value. The analog signal is received until changeover of the clock wire to a binary value other than the predetermined binary value a particular version the analog signal is pulse width modulated in combination with associate delimiting signals on the clock wire sent by the transmitter station that is not necessarily the master station.Type: GrantFiled: June 3, 1994Date of Patent: February 18, 1997Assignee: U.S. Philips CorporationInventors: Johan H. Huijsing, Roeland F. Tuk, Frank R. Riedijk, Martinus Bredius, Gerrit Van Der Horn, Herman Schutte
-
Patent number: 5570052Abstract: A differential comparator with a hysteresis proportional to the peak value of the input signal. The comparator operates independently of the magnitude of the supply voltage and of the ambient temperature while handling both differential and single-ended inputs and without introducing a delay between the input and the output.Type: GrantFiled: February 28, 1996Date of Patent: October 29, 1996Assignee: Philips Electronics North America CorporationInventors: Maarten J. Fonderie, Johan H. Huijsing, Edmond Toy
-
Patent number: 5486790Abstract: A high frequency amplifier circuit using hybrid nested Miller compensation (HNMC) as a means to frequency compensate amplifiers. The circuit comprises four amplifier stages, or any other even number higher than four. Each of the four stages can be inverting or balanced pair stages. The Miller compensation is provided by capacitors connected across the output and input of several of the stages, and with a third capacitor connected across the other stages. The HNMC circuit allows the use of lower supply voltages, consumes less supply power, and avoids the need to drive the output transistor with a differential stage. Other variations employ a multipath input stage, and opamps comprising 6 and 8 stages are also described.Type: GrantFiled: December 23, 1994Date of Patent: January 23, 1996Assignee: Philips Electronics North America CorporationInventors: Johan H. Huijsing, Rudolphe G. H. Eschauzier