Patents by Inventor John Dinh
John Dinh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240103245Abstract: An apparatus includes a Dewar having an endcap. The apparatus also includes a heat sink and a multiaxial thermal shoe having a thermal interface material and configured to thermally couple the endcap of the Dewar to the heat sink via one of at least two axial surfaces. The multiaxial thermal shoe is configured to transfer thermal energy between the endcap of the Dewar and the heat sink without structurally coupling the Dewar to the heat sink. The multiaxial thermal shoe may be configured to hold the thermal interface material against the endcap. The multiaxial thermal shoe may couple to the heat sink via a first axial surface in-line with an optical centerline or a second axial surface crosswise to the optical centerline.Type: ApplicationFiled: May 8, 2023Publication date: March 28, 2024Inventors: Adam R. Girard, James A. Aranda, Gabriel A. Payan, John M. Chesser, Ly Dinh Nguyen
-
Patent number: 11705163Abstract: A memory device can include a nonvolatile memory (NVM) cell array, data path circuits, coupled between the NVM cell array and an output of the device, that are configured to enable access to the NVM cell array via a plurality of bit lines. A first charge pump can generate a first voltage supply. A second charge pump can generate a second voltage supply. Switch circuits are configured to, in a first mode, couple the first voltage supply to data path circuits, and in a second mode, couple the second voltage supply to the data path circuits. The first charge pump, the second charge pump, the switch circuits, the data path circuits and the NVM cell array are formed with the same integrated circuit substrate. Corresponding methods and systems are also disclosed.Type: GrantFiled: July 2, 2021Date of Patent: July 18, 2023Assignee: Adesto Technologies CorporationInventors: Stephen Trinh, Duong Vinh Hao, Nguyen Khac Hieu, Hendrik Hartono, John Dinh, Shane Charles Hollmer
-
Patent number: 11107535Abstract: A selection circuit includes: a first selection device coupled between a write IO line and a first node; a second selection device coupled between a read IO line and a second node; a third selection device controllable by a first address decode signal, and coupled between a first bit line and a third node; a fourth selection device controllable by a second address decode signal, and coupled between a second bit line and the third node; a first suppression device controllable by a write enable signal, and coupled between the second node and ground; a second suppression device controllable by a read enable signal, and coupled between the first node and ground; a first isolation device controllable by the write enable signal, and coupled between the first and third nodes; and a second isolation device controllable by the read enable signal, and coupled between the second and third nodes.Type: GrantFiled: September 10, 2019Date of Patent: August 31, 2021Assignee: Adesto Technologies CorporationInventors: John Dinh, Shane Hollmer
-
Patent number: 11056155Abstract: A memory device can include a plurality of banks, each bank including a memory cell array of nonvolatile (NV) memory cells; a plurality of charge pumps, including a first charge pump and second charge pump; and a switch circuit. The switch circuit can be configured to, in a first mode, connect the first charge pump to first circuits of the banks and isolate the second charge pump from the first circuits, and in a second mode, isolate the first charge pump from the first circuits and connect the second charge pump to the first circuits.Type: GrantFiled: June 20, 2019Date of Patent: July 6, 2021Assignee: Adesto Technologies CorporationInventors: Stephen Trinh, Duong Vinh Hao, Nguyen Khac Hieu, Hendrik Hartono, John Dinh, Shane Charles Hollmer
-
Patent number: 10984861Abstract: A memory device can include a plurality of memory cells formed in a substrate, each having a resistive element programmable between at least two different resistance states, including memory cells configured to store data received by the memory device, and reference cells; a reference circuit formed in the substrate configured to generate at least a first reference resistance from resistances of a plurality of reference cells; a sense circuit formed in the substrate coupled to the memory cells and at least the first reference resistance and configured to compare a resistance of a selected memory cell to at least the first reference resistance to determine the data stored by the selected memory cell.Type: GrantFiled: July 10, 2018Date of Patent: April 20, 2021Assignee: Adesto Technologies CorporationInventors: Ishai Naveh, Venkatesh P. Gopinath, John Dinh, Mark T. Ramsbey
-
Publication number: 20210074365Abstract: A selection circuit includes: a first selection device coupled between a write IO line and a first node; a second selection device coupled between a read IO line and a second node; a third selection device controllable by a first address decode signal, and coupled between a first bit line and a third node; a fourth selection device controllable by a second address decode signal, and coupled between a second bit line and the third node; a first suppression device controllable by a write enable signal, and coupled between the second node and ground; a second suppression device controllable by a read enable signal, and coupled between the first node and ground; a first isolation device controllable by the write enable signal, and coupled between the first and third nodes; and a second isolation device controllable by the read enable signal, and coupled between the second and third nodes.Type: ApplicationFiled: September 10, 2019Publication date: March 11, 2021Inventors: John Dinh, Shane Hollmer
-
Patent number: 10409505Abstract: A method of controlling an ultra-deep power down (UDPD) mode in a memory device, can include: receiving a write command from a host via an interface; beginning a write operation on the memory device to execute the write command; reading an auto-UDPD (AUDPD) configuration bit from a status register; completing the write operation on the memory device; automatically entering the UDPD mode upon completion of the write operation in response to the AUDPD configuration bit being set; and entering a standby mode upon completion of the write operation in response to the AUDPD configuration bit being cleared.Type: GrantFiled: April 13, 2016Date of Patent: September 10, 2019Assignee: Adesto Technologies CorporationInventors: Derric Lewis, John Dinh, Gideon Intrater, Nathan Gonzales
-
Patent number: 10191666Abstract: A method of controlling write parameter selection in a memory device, can include: (i) storing a configuration set number in a configuration register, where the configuration register is accessible by a user via an interface; (ii) receiving a write command from a host via the interface; (iii) comparing the stored configuration set number against set numbers in a register block to determine a match or a mismatch; (iv) downloading configuration bits from a memory array into the register block in response to the mismatch determination; (v) selecting a configuration set corresponding to the stored configuration set number from the register block in response to the match determination; and (vi) using the selected configuration set to perform a write operation on the memory device to execute the write command.Type: GrantFiled: October 5, 2015Date of Patent: January 29, 2019Assignee: Adesto Technologies CorporationInventors: Derric Jawaher Herman Lewis, John Dinh, Nathan Gonzales
-
Publication number: 20180199813Abstract: Systems, devices, and methods are provided that allow the monitoring of analyte levels within analyte monitoring systems. The analyte monitoring systems can be in vivo systems and can include a sensor control device with a sensor and accompanying circuitry, as well as a relay device for communicating with the sensor control device and a reader device.Type: ApplicationFiled: March 7, 2018Publication date: July 19, 2018Inventors: Michael R. Love, Jeffery M. Sicurello, Gary Hayter, Xuandong Hua, Mark Sloan, John Dinh, Glenn Berman
-
Publication number: 20180150252Abstract: A method of controlling an ultra-deep power down (UDPD) mode in a memory device, can include: receiving a write command from a host via an interface; beginning a write operation on the memory device to execute the write command; reading an auto-UDPD (AUDPD) configuration bit from a status register; completing the write operation on the memory device; automatically entering the UDPD mode upon completion of the write operation in response to the AUDPD configuration bit being set; and entering a standby mode upon completion of the write operation in response to the AUDPD configuration bit being cleared.Type: ApplicationFiled: April 13, 2016Publication date: May 31, 2018Inventors: Derric Lewis, John Dinh, Gideon Intrater, Nathan Gonzales
-
Patent number: 9949642Abstract: Systems, devices, and methods are provided that allow the monitoring of analyte levels within analyte monitoring systems. The analyte monitoring systems can be in vivo systems and can include a sensor control device with a sensor and accompanying circuitry, as well as a relay device for communicating with the sensor control device and a reader device.Type: GrantFiled: May 13, 2016Date of Patent: April 24, 2018Assignee: ABBOTT DIABETES CARE INC.Inventors: Michael R. Love, Jeffery M. Sicurello, Gary Hayter, Xuandong Hua, Mark Sloan, John Dinh, Glenn Berman
-
Patent number: 9922684Abstract: A memory device operable in an ultra-deep power-down mode can include: a command user interface; a voltage regulator having an output that provides a supply voltage for a plurality of components of the memory device, where the plurality of components comprises the command user interface; a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode; the memory device being operable to enter the ultra-deep power-down mode in response to receiving a first predetermined command that causes the output of the voltage regulator to be disabled to completely power down the plurality of components during the ultra-deep power-down mode; and the memory device being operable to exit the ultra-deep power-down mode in response to receiving one of a hardware reset command sequence, a reset pin assertion, a power supply cycling, and a second predetermined command.Type: GrantFiled: January 18, 2017Date of Patent: March 20, 2018Assignee: Adesto Technologies CorporationInventors: Bard M. Pedersen, Derric Lewis, John Dinh, Gideon Intrater, Nathan Gonzales
-
Publication number: 20170236561Abstract: A memory device operable in an ultra-deep power-down mode can include: a command user interface; a voltage regulator having an output that provides a supply voltage for a plurality of components of the memory device, where the plurality of components comprises the command user interface; a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode; the memory device being operable to enter the ultra-deep power-down mode in response to receiving a first predetermined command that causes the output of the voltage regulator to be disabled to completely power down the plurality of components during the ultra-deep power-down mode; and the memory device being operable to exit the ultra-deep power-down mode in response to receiving one of a hardware reset command sequence, a reset pin assertion, a power supply cycling, and a second predetermined command.Type: ApplicationFiled: January 18, 2017Publication date: August 17, 2017Inventors: Bard M. Pedersen, Derric Lewis, John Dinh, Gideon Intrater, Nathan Gonzales
-
Patent number: 9734902Abstract: In one embodiment, a method of operating a resistive switching device includes applying a signal comprising a pulse on a first terminal of a two terminal resistive switching device having the first terminal and a second terminal. The resistive switching device has a first state and a second state. The pulse includes a first ramp from a first voltage to a second voltage over a first time period. The first time period is at least 0.1 times a total time period of the pulse.Type: GrantFiled: September 22, 2015Date of Patent: August 15, 2017Assignees: Adesto Technologies Corporation, Axon Technologies CorporationInventors: Deepak Kamalanathan, Foroozan Sarah Koushan, Juan Pablo Saenz Echeverry, John Dinh, Shane C. Hollmer, Michael Kozicki
-
Patent number: 9729138Abstract: A circuit can include a signal section that includes a first signal transistor configured to operate in a subthreshold region to maintain the signal node at about VCC as VCC rises from a low level; a high threshold section that enables a current path from the signal node to the low power supply node only after a voltage at the detect node exceeds a level greater than a threshold voltage (Vt); and an output section having transistors with relatively long channels, for reduced crowbar current.Type: GrantFiled: March 30, 2016Date of Patent: August 8, 2017Assignee: Adesto Technologies CorporationInventors: Nathan Gonzales, John Dinh
-
Patent number: 9544417Abstract: A system and method for using a wireless browser to send local information from a wireless handset to a Web server. A service request received from a handset user includes the type of local information needed to carry out the request as well as the URL address of the server. The handset confirms that the input is not a telephone number to be dialed. If the input is a telephone number, the browser is terminated and the number is dialed. Otherwise, the browser acquires the local information needed to carry out the request from the handset. The local information is appended to the URL address, which is extracted from the user input, and the browser is instructed to navigate to the URL address to provide the local information to the server.Type: GrantFiled: October 9, 2015Date of Patent: January 10, 2017Assignee: Intel CorporationInventors: Raymond K. Jessup, John Dinh
-
Patent number: 9530495Abstract: In one embodiment, a semiconductor memory device includes a plurality of resistive switching memory cells, where each resistive switching memory cell can include: (i) a programmable impedance element having an anode and a cathode; (ii) an access transistor having a drain coupled to a bit line, a source coupled to the programmable impedance element cathode, and a gate coupled to a word line; (iii) a well having a first diffusion region configured as the source, a second diffusion region configured as the drain, and a third diffusion region configured as a well contact; and (iv) a diode having a cathode at the second diffusion region, and an anode at the third diffusion region, where the diode is turned on during an erase operation on the programmable impedance element.Type: GrantFiled: August 5, 2015Date of Patent: December 27, 2016Assignee: Adesto Technologies CorporationInventors: John Dinh, Venkatesh P. Gopinath, Nathan Gonzales, Derric Lewis, Deepak Kamalanathan, Ming Sang Kwan
-
Publication number: 20160331232Abstract: Systems, devices, and methods are provided that allow the monitoring of analyte levels within analyte monitoring systems. The analyte monitoring systems can be in vivo systems and can include a sensor control device with a sensor and accompanying circuitry, as well as a relay device for communicating with the sensor control device and a reader device.Type: ApplicationFiled: May 13, 2016Publication date: November 17, 2016Inventors: Michael R. Love, Jeffery M. Sicurello, Gary Hayter, Xuandong Hua, Mark Sloan, John Dinh, Glenn Berman
-
Patent number: 9391270Abstract: A memory device can include a plurality of memory cells formed over a substrate, each memory cell including a tunnel access device that enables current flow in at least one direction predominantly due to tunneling, and a storage element programmable between different impedance states by a reduction-oxidation reaction within at least one memory layer formed between two electrodes; wherein the tunneling access device and programmable impedance element are vertically stacked over one another.Type: GrantFiled: October 31, 2014Date of Patent: July 12, 2016Assignee: Adesto Technologies CorporationInventors: Venkatesh P. Gopinath, Jeffrey Allan Shields, Yi Ma, Chakravarthy Gopalan, Ming Kwon, John Dinh
-
Patent number: 9368206Abstract: In one embodiment, a capacitive circuit can include: (i) a resistive storage element having a solid electrolyte, a first electrode coupled to a first side of the solid electrolyte, and a second electrode coupled to a second side of the solid electrolyte; (ii) the resistive storage element being configured to be programmed to a low resistance state by application of a program voltage in a forward bias direction to form a conductive path between the first and second electrodes, and being configured to be erased to a high resistance state by application of an erase voltage in a reverse bias direction to substantially dissolve the conductive path; and (iii) a first capacitor having the first electrode coupled to a first side of a first oxide layer, and a third electrode coupled to a second side of the first oxide layer.Type: GrantFiled: July 7, 2014Date of Patent: June 14, 2016Assignee: Adesto Technologies CorporationInventors: John Dinh, Ming Sang Kwan, Venkatesh P. Gopinath, Derric Lewis, Shane Hollmer, John R. Jameson, Michael Van Buskirk