Patents by Inventor John Fitzsimmons
John Fitzsimmons has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160086915Abstract: The present invention provides a stabilized fine textured metal microstructure that constitutes a durable activated surface usable for bonding a 3D stacked chip. A fine-grain layer that resists self anneal enables metal to metal bonding at moderate time and temperature and wider process flexibility.Type: ApplicationFiled: December 3, 2015Publication date: March 24, 2016Inventors: Tien-Jen Cheng, Mukta G. Farooq, John A. Fitzsimmons
-
Publication number: 20160086916Abstract: The present invention provides a stabilized fine textured metal microstructure that constitutes a durable activated surface usable for bonding a 3D stacked chip. A fine-grain layer that resists self anneal enables metal to metal bonding at moderate time and temperature and wider process flexibility.Type: ApplicationFiled: December 3, 2015Publication date: March 24, 2016Inventors: Tien-Jen Cheng, Mukta G. Farooq, John A. Fitzsimmons
-
Publication number: 20160041471Abstract: The present invention relates generally to semiconductor fabrication lithography and, more particularly, to a method and composition for reducing post-development defects and residues that may remain on a photoresist after development of the photoresist without causing substantial damage to the photoresist. The method may include rinsing the photoresist and the semiconductor device with ozonated acidified conductive water composed of a combination of ozone and a gaseous acid dissolved in deionized water.Type: ApplicationFiled: August 7, 2014Publication date: February 11, 2016Inventors: Guillaume D. Briend, Vishal Chhabra, John A. Fitzsimmons
-
Patent number: 9257336Abstract: According to one embodiment of the present invention, a method of plating a TSV hole in a substrate is provided. The TSV hole may include an open end terminating at a conductive pad, a stack of wiring levels, and a plurality of chip interconnects. The method of plating a TSV may include attaching a handler to the plurality of chip interconnects, the handler having a conductive layer in electrical contact with the plurality of chip interconnects; exposing a closed end of the TSV hole, including the conductive pad, to an electrolyte solution; and applying an electrical potential along an electrical path from the conductive layer to the conductive pad causing conductive material from the electrolyte solution to deposit on the conductive pad and within the TSV hole, the electrical path including the conductive layer, the plurality of chip interconnects, the stack of wiring levels and the conductive pad.Type: GrantFiled: October 24, 2014Date of Patent: February 9, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Mukta G. Farooq, John A. Fitzsimmons, Troy L. Graves-Abe
-
Patent number: 9252053Abstract: Embodiments of present invention provide a method of forming a semiconductor structure. The method includes forming a semiconductor structure having a first metal layer and a plurality of dielectric layers on top of the first metal layer; creating one or more openings through the plurality of dielectric layers to expose the first metal layer underneath the plurality of dielectric layers; causing the one or more openings to expand downward into the first metal layer and expand horizontally into areas underneath the plurality of dielectric layers; applying a layer of lining material in lining sidewalls of the one or more openings inside the plurality of dielectric layers; and filling the expanded one or more openings with a conductive material.Type: GrantFiled: January 16, 2014Date of Patent: February 2, 2016Assignee: International Business Machines CorporationInventors: Rosa A. Orozco-Teran, Ravikumar Ramachandran, John A. Fitzsimmons, Russell H Arndt, David L. Rath
-
Publication number: 20150371948Abstract: Embodiments of present invention provide a method of forming a semiconductor structure. The method includes forming a semiconductor structure having a first metal layer and a plurality of dielectric layers on top of the first metal layer; creating one or more openings through the plurality of dielectric layers to expose the first metal layer underneath the plurality of dielectric layers; causing the one or more openings to expand downward into the first metal layer and expand horizontally into areas underneath the plurality of dielectric layers; applying a layer of lining material in lining sidewalls of the one or more openings inside the plurality of dielectric layers; and filling the expanded one or more openings with a conductive material.Type: ApplicationFiled: August 27, 2015Publication date: December 24, 2015Inventors: Rosa A. Orozco-Teran, Ravikumar Ramachandran, John A. Fitzsimmons, Russell H. Arndt, David L. Rath
-
Patent number: 9153558Abstract: A through-substrate via (TSV) structure includes at least two electrically conductive via segments embedded in a substrate and separated from each other by an electrically conductive barrier layer therebetween. The length of each individual conductive via segment is typically equal to, or less than, the Blech length of the conductive material so that the stress-induced back flow force, generated by each conductive barrier layer, cancels the electromigration force in each conductive via segment. Consequently, the TSV structures are immune to electromigration, and provide reliable electrical connections among a chips stacked in 3 dimensions.Type: GrantFiled: August 2, 2012Date of Patent: October 6, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ronald G. Filippi, John A. Fitzsimmons, Kevin Kolvenbach, Ping-Chuan Wang
-
Publication number: 20150275376Abstract: A chemical solution including an aqueous solution, an oxidizing agent, and a pH stabilizer selected from quaternary ammonium salts and quaternary ammonium alkali can be employed to remove metallic materials in cavities for forming a semiconductor device. For example, metallic materials in gate cavities for forming a replacement gate structure can be removed by the chemical solution of the present disclosure with, or without, selectivity among multiple metallic materials such as work function materials. The chemical solution of the present disclosure provides different selectivity among metallic materials than known etchants in the art.Type: ApplicationFiled: June 11, 2015Publication date: October 1, 2015Inventors: John A. Fitzsimmons, David L. Rath, Muthumanickam Sankarapandian
-
Patent number: 9105517Abstract: A method for wafer alignment includes forming a first alignment circuit within a first semiconductor wafer; the first alignment circuit is configured to emit an optical signal. Next, the first alignment circuit is activated upon receiving a first activation signal from a wafer bonding tool then the optical signal is sent to a second alignment circuit in a second semiconductor wafer in overlapping relation to the first semiconductor wafer. The second alignment circuit transmits a second activation signal to the wafer bonding tool and consequently the wafer bonding tool initiates an alignment technique between the first and second semiconductor wafers. The alignment technique uses the first and second alignment circuits for optical alignment.Type: GrantFiled: September 12, 2013Date of Patent: August 11, 2015Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, John A. Fitzsimmons, Spyridon Skordas
-
Publication number: 20150200137Abstract: Embodiments of present invention provide a method of forming a semiconductor structure. The method includes forming a semiconductor structure having a first metal layer and a plurality of dielectric layers on top of the first metal layer; creating one or more openings through the plurality of dielectric layers to expose the first metal layer underneath the plurality of dielectric layers; causing the one or more openings to expand downward into the first metal layer and expand horizontally into areas underneath the plurality of dielectric layers; applying a layer of lining material in lining sidewalls of the one or more openings inside the plurality of dielectric layers; and filling the expanded one or more openings with a conductive material.Type: ApplicationFiled: January 16, 2014Publication date: July 16, 2015Applicant: International Business Machines CorporationInventors: Rosa A. Orozco-Teran, Ravikumar Ramachandran, John A. Fitzsimmons, Russell H. Arndt, David L. Rath
-
Publication number: 20150187596Abstract: Provided are methods for processing semiconductor substrates or, more specifically, etching silicon containing antireflective coatings (SiARCs) from the substrates while preserving silicon oxides layers disposed on the same substrates. An etching solution including sulfuric acid and hydrofluoric acid may be used for these purposes. In some embodiments, the weight ratio of sulfuric acid to hydrofluoric acid in the etching solution is between about 15:1 and 100:1 (e.g., about 60:1). The temperature of the etching solution may be between about 30° C. and 50° C. (e.g., about 40° C., during etching). It has been found that such processing conditions provide a SiARC etching rate of at least about 50 nanometers per minute and selectivity of SiARC over silicon oxide of greater than about 10:1 or even greater than about 50:1. The same etching solution may be also used to remove photoresist, organic dielectric, and titanium nitride.Type: ApplicationFiled: December 26, 2013Publication date: July 2, 2015Applicant: Intermolecular Inc.Inventors: Gregory Nowling, John Fitzsimmons
-
Patent number: 9070625Abstract: A chemical solution including an aqueous solution, an oxidizing agent, and a pH stabilizer selected from quaternary ammonium salts and quaternary ammonium alkali can be employed to remove metallic materials in cavities for forming a semiconductor device. For example, metallic materials in gate cavities for forming a replacement gate structure can be removed by the chemical solution of the present disclosure with, or without, selectivity among multiple metallic materials such as work function materials. The chemical solution of the present disclosure provides different selectivity among metallic materials than known etchants in the art.Type: GrantFiled: March 14, 2013Date of Patent: June 30, 2015Assignee: International Business Machines CorporationInventors: John A. Fitzsimmons, David L. Rath, Muthumanickam Sankarapandian
-
Patent number: 9058976Abstract: Cleaning solutions and processes for cleaning semiconductor devices or semiconductor tooling during manufacture thereof generally include contacting the semiconductor devices or semiconductor tooling with an acidic aqueous cleaning solution free of a fluorine containing compound, the acidic aqueous cleaning solution including at least one antioxidant and at least one non-oxidizing acid.Type: GrantFiled: November 6, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Vishal Chhabra, Laertis Economikos, John A. Fitzsimmons, James Hannah, Mahmoud Khojasteh, Jennifer Muncy
-
Patent number: 9059173Abstract: An electronic fuse structure having an Mx level including an Mx dielectric, a fuse line, an Mx cap dielectric above at least a portion of the Mx dielectric, and a modified portion of the Mx cap dielectric directly above at least a portion of the fuse line, where the modified portion of the Mx cap dielectric is chemically different from the remainder of the Mx cap dielectric, an Mx+1 level including an Mx+1 dielectric, a first Mx+1 metal, an Mx+1 cap dielectric above of the Mx+1 dielectric and the first Mx+1 metal, where the Mx+1 level is above the Mx level, and a first via electrically connecting the fuse line to the first Mx+1 metal.Type: GrantFiled: October 7, 2014Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, John A. Fitzsimmons, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9060457Abstract: A structure including a first intermetallic compound and an alloy layer parallel to a sidewall of an opening and separating a diffusion barrier from a conductive material, the diffusion barrier is in direct contact with the alloy layer, the alloy layer is in direct contact with the first intermetallic compound, the first intermetallic compound is in direct contact with the conductive material, the first intermetallic compound is a precipitate within a solid solution of an alloying material of the alloy layer and the conductive material, and is molecularly bound to both the alloy layer and the conductive material, the alloy layer excludes the conductive material, and a first high friction interface located between the diffusion barrier and the alloy layer extending in a direction parallel to the sidewall of the opening, the first high friction interface results in a mechanical bond between the diffusion barrier and the alloy layer.Type: GrantFiled: October 1, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, John A. Fitzsimmons, Troy L. Graves-Abe
-
Patent number: 9055703Abstract: A structure including a seed layer located directly on top of and conformal to the diffusion barrier, wherein the seed layer is parallel to the sidewall and bottom of the opening, the seed layer comprises a crystalline structure suitable for plating copper; a first intermetallic compound and an alloy layer parallel to the sidewall of the opening and separating the seed layer from the conductive material, the first intermetallic compound is a precipitate within a solid solution of an alloying material of the alloy layer and the conductive material, and is molecularly bound to both the alloy layer and the conductive material, and a first high friction interface located between the seed layer and the alloy layer extending in a direction parallel to the sidewall of the opening, wherein the first high friction interface results in a mechanical bond between the seed layer and the alloy layer.Type: GrantFiled: October 1, 2013Date of Patent: June 9, 2015Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, John A. Fitzsimmons, Troy L. Graves-Abe
-
Patent number: 9040407Abstract: A method including depositing an alloying layer along a sidewall of an opening and in direct contact with a seed layer, the alloying layer includes a crystalline structure that cannot serve as a seed for plating a conductive material, exposing the opening to an electroplating solution including the conductive material, the conductive material is not present in the alloying layer, applying an electrical potential to a cathode causing the conductive material to deposit from the electroplating solution onto the cathode exposed at the bottom of the opening and causing the opening to fill with the conductive material, the cathode includes an exposed portion of the seed layer and excludes the alloying layer, and forming a first intermetallic compound along an intersection between the alloying layer and the conductive material, the first intermetallic compound is formed as a precipitate within a solid solution of the alloying layer and the conductive material.Type: GrantFiled: October 1, 2013Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, John A. Fitzsimmons, Troy L. Graves-Abe
-
Publication number: 20150142381Abstract: Aspects of this invention include new measures of hip—torso posture and strength of the legs. These new measures are made using new tools. Measurement of hip-torso posture can be made using simple tools. One such tool can be applied to the hips, and indicates relative angle of the spine. Photographic tools can be used to analyze posture relative to vertical references. Measurement of leg strength can be made using a device incorporating accelerometers and computer implemented instructions to quantify forward/backward, left/right, or rotational acceleration when the legs are challenged. Other aspects include devices with computer implemented instructions to quantify leg strength. Using the new devices and methods, one can objectively determine postures that are ergonomically appropriate for persons sitting and working at workstations.Type: ApplicationFiled: October 21, 2014Publication date: May 21, 2015Inventors: John Fitzsimmons, Alexander Kouznetsov
-
Patent number: 9035465Abstract: Various embodiments include semiconductor structures. In one embodiment, the semiconductor structure includes a chip having a body having a polyhedron shape with a pair of opposing sides; and a solder member extending along a side that extends between the pair of opposing sides of the polyhedron shape.Type: GrantFiled: May 9, 2014Date of Patent: May 19, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Timothy J. Dalton, Mukta G. Farooq, John A. Fitzsimmons, Louis L. Hsu
-
Publication number: 20150069421Abstract: A method for wafer alignment includes forming a first alignment circuit within a first semiconductor wafer; the first alignment circuit is configured to emit an optical signal. Next, the first alignment circuit is activated upon receiving a first activation signal from a wafer bonding tool then the optical signal is sent to a second alignment circuit in a second semiconductor wafer in overlapping relation to the first semiconductor wafer. The second alignment circuit transmits a second activation signal to the wafer bonding tool and consequently the wafer bonding tool initiates an alignment technique between the first and second semiconductor wafers. The alignment technique uses the first and second alignment circuits for optical alignment.Type: ApplicationFiled: September 12, 2013Publication date: March 12, 2015Applicant: International Business Machines CorporationInventors: Mukta G. Farooq, John A. Fitzsimmons, Spyridon Skordas