Patents by Inventor John J. Hautala
John J. Hautala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9236257Abstract: A method for processing a substrate includes providing a set of patterned structures separated by a first gap on the substrate and directing first implanting ions to the substrate at a first ion energy, where the first implanting ions are effective to impact the substrate in regions defined by the first gap. The method also includes directing depositing ions to the substrate where the second ions are effective to deposit material on at least a portion of the set of patterned structures to form expanded patterned structures, where the expanded patterned structures are characterized by a second gap smaller than the first gap. The method further includes directing second implanting ions to the substrate at a second ion energy, where the second implanting ions effective to impact the substrate in regions defined by the second gap, the second ion energy comprising a higher ion energy than the first ion energy.Type: GrantFiled: March 13, 2013Date of Patent: January 12, 2016Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Christopher R. Hatem, Anthony Renau, John J. Hautala, Ludovic Godet
-
Patent number: 9190498Abstract: A three-dimensional structure disposed on a substrate is processed so as to alter the etch rate of material disposed on at least one surface of the structure. In some embodiments, a conformal deposition of material is performed on the three-dimensional structure. Subsequently, an ion implant is performed on at least one surface of the three-dimensional structure. This ion implant serves to alter the etch rate of the material deposited on that structure. In some embodiments, the ion implant increases the etch rate of the material. In other embodiments, the ion implant decreases the etch rate. In some embodiments, ion implants are performed on more than one surface, such that the material on at least one surface is etched more quickly and material on at least one other surface is etched more slowly.Type: GrantFiled: September 13, 2013Date of Patent: November 17, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Adam Brand, Srinivas Nemani, John J. Hautala, Ludovic Godet, Yuri Erokhin
-
Patent number: 9118001Abstract: In one embodiment a method of method of treating a sidewall layer of a patterned feature includes providing the patterned feature as an etched structure comprising one or more layers disposed on a substrate and generally parallel to a plane of the substrate defined by a front surface of the substrate. The sidewall layer comprises material from the one or more etched layers. The method further includes arranging the substrate proximate a sheath modifier that is adjacent a plasma, and providing ions in an ion dose to the substrate by extracting the ions from the plasma through the sheath modifier, the ions impinging upon the substrate at an angle with respect to a perpendicular to the plane of the substrate.Type: GrantFiled: July 2, 2013Date of Patent: August 25, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Ludovic Godet, Daniel Distaso, John J. Hautala, Christopher Campbell
-
Patent number: 9103031Abstract: A method of forming a thin film on a substrate is described. The method comprises providing a substrate in a reduced-pressure environment, and generating a gas cluster ion beam (GCIB) in the reduced-pressure environment from a pressurized gas mixture. A beam acceleration potential and a beam dose are set to achieve a thickness of the thin film ranging up to about 300 angstroms and to achieve a surface roughness of an upper surface of the thin film that is less than about 20 angstroms. The GCIB is accelerated according to the beam acceleration potential, and the accelerated GCIB is irradiated onto at least a portion of the substrate according to the beam dose. By doing so, the thin film is grown on the at least a portion of the substrate to achieve the thickness and the surface roughness.Type: GrantFiled: June 24, 2008Date of Patent: August 11, 2015Assignee: TEL Epion Inc.Inventors: John J. Hautala, Michael Graf, Yan Shao, Brian S. Freer
-
Patent number: 9082949Abstract: A method of forming a magnetic memory includes providing a layer stack comprising a plurality of magnetic layers and a plurality of electrically conducting layers on a base portion of a substrate; forming a first mask feature on an outer surface of the layer stack above a first protected region and a second mask feature on the outer surface of the layer stack above a second protected region, the first mask feature and second mask feature defining an exposed region of the layer stack in portions of the layer stack therebetween; and directing ions towards exposed the region of the layer stack in an ion exposure that is effective to magnetically isolate the first protected region from the second protected region and to electrically isolate the first protected region from the second protected region without removal of the exposed region of the layer stack.Type: GrantFiled: April 29, 2013Date of Patent: July 14, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Alexander C. Kontos, Steven Sherman, John J. Hautala, Simon Ruffell
-
Patent number: 9070854Abstract: A method of patterning a substrate includes providing a layer stack comprising a plurality of layers on a base portion of the substrate, where the layer stack includes an electrically conductive layer and a magnetic layer. The method further includes forming a first mask feature on an outer surface of the layer stack above a first protected region and a second mask feature on the outer surface of the layer stack above a second protected region, and directing ions towards the layer stack to magnetically isolate and electrically isolate the first protected region from the second protected region.Type: GrantFiled: April 11, 2013Date of Patent: June 30, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventor: John J. Hautala
-
Patent number: 8992785Abstract: A method of etching a material layer on a substrate is described. In one embodiment, the method includes modifying an etch resistance of a material layer to a pre-determined etch process by doping the material layer using energetic charged particles, and etching the modified material layer using the pre-determined etch process.Type: GrantFiled: January 15, 2010Date of Patent: March 31, 2015Assignee: TEL Epion Inc.Inventor: John J. Hautala
-
Patent number: 8946836Abstract: In one embodiment a magnetic memory includes a memory device base and a plurality of memory cells disposed on the memory cell base, where each memory cell includes a layer stack comprising a plurality of magnetic and electrically conductive layers arranged in a stack of layers common to each other memory cell. The magnetic memory further includes an implanted matrix disposed between the memory cells and surrounding each memory cell, where the implanted matrix includes component material of the layer stack of each memory cell inter mixed with implanted species, where the implanted matrix comprises a non-conducting material and a non-magnetic material, wherein each memory cell is electrically and magnetically isolated from each other memory cell.Type: GrantFiled: April 29, 2013Date of Patent: February 3, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Alexander C. Kontos, Steven Sherman, John J. Hautala, Simon Ruffell
-
Patent number: 8877299Abstract: A method of enhancing a material layer on a substrate is described. The method comprises establishing a gas cluster ion beam (GCIB), and treating a host region of the substrate by exposing the host region of the substrate to the GCIB. The treatment with the GCIB may selectively remove an undesirable specie and/or introduce a desirable specie to the host region.Type: GrantFiled: March 31, 2009Date of Patent: November 4, 2014Assignee: TEL Epion Inc.Inventors: John J. Hautala, Nathan E. Baxter, Koji Yamashita
-
Patent number: 8709944Abstract: A method of manufacturing a semiconductor device is described. The method comprises performing a gas cluster ion beam (GCIB) pre-treatment and/or post-treatment of at least a portion of a silicon-containing substrate during formation of a silicide region.Type: GrantFiled: May 7, 2013Date of Patent: April 29, 2014Assignee: TEL Epion Inc.Inventors: Noel Russell, John J. Hautala, John Gumpher
-
Patent number: 8703607Abstract: A method of manufacturing a semiconductor device is described. The method comprises performing a gas cluster ion beam (GCIB) pre-treatment and/or post-treatment of at least a portion of a silicon-containing substrate during formation of a silicide region.Type: GrantFiled: May 7, 2013Date of Patent: April 22, 2014Assignee: TEL Epion Inc.Inventors: Noel Russell, John J. Hautala, John Gumpher
-
Patent number: 8691103Abstract: A method of treating a workpiece is described. The method comprises computing correction data from metrology data related to a workpiece surface profile, adjusting the surface profile in accordance with the correction data using a gas cluster ion beam (GCIB), and further adjusting the surface profile by performing an etching process following the GCIB adjustment.Type: GrantFiled: November 16, 2012Date of Patent: April 8, 2014Assignee: TEL Epion Inc.Inventor: John J. Hautala
-
Patent number: 8691700Abstract: A method of etching a substrate is described. In one embodiment, the method includes preparing a mask layer having a pattern formed therein on or above at least a portion of a substrate, etching a feature pattern into the substrate from the pattern in the mask layer using a gas cluster ion beam (GCIB), and controlling a sidewall profile of the feature pattern etched into the substrate by adjusting a beam divergence of the GCIB.Type: GrantFiled: September 1, 2011Date of Patent: April 8, 2014Assignee: TEL Epion Inc.Inventors: John J. Hautala, Michael Graf
-
Publication number: 20140080276Abstract: A three-dimensional structure disposed on a substrate is processed so as to alter the etch rate of material disposed on at least one surface of the structure. In some embodiments, a conformal deposition of material is performed on the three-dimensional structure. Subsequently, an ion implant is performed on at least one surface of the three-dimensional structure. This ion implant serves to alter the etch rate of the material deposited on that structure. In some embodiments, the ion implant increases the etch rate of the material. In other embodiments, the ion implant decreases the etch rate. In some embodiments, ion implants are performed on more than one surface, such that the material on at least one surface is etched more quickly and material on at least one other surface is etched more slowly.Type: ApplicationFiled: September 13, 2013Publication date: March 20, 2014Inventors: Adam Brand, Srinivas Nemani, John J. Hautala, Ludovic Godet, Yuri Erokhin
-
Publication number: 20140017817Abstract: In one embodiment a method of method of treating a sidewall layer of a patterned feature includes providing the patterned feature as an etched structure comprising one or more layers disposed on a substrate and generally parallel to a plane of the substrate defined by a front surface of the substrate. The sidewall layer comprises material from the one or more etched layers. The method further includes arranging the substrate proximate a sheath modifier that is adjacent a plasma, and providing ions in an ion dose to the substrate by extracting the ions from the plasma through the sheath modifier, the ions impinging upon the substrate at an angle with respect to a perpendicular to the plane of the substrate.Type: ApplicationFiled: July 2, 2013Publication date: January 16, 2014Inventors: Ludovic Godet, Daniel Distaso, John J. Hautala, Christopher Campbell
-
Patent number: 8592784Abstract: A method of modifying a material layer on a substrate is described. The method comprises forming the material layer on the substrate. Thereafter, the method comprises establishing a gas cluster ion beam (GCIB) having an energy per atom ratio ranging from about 0.25 eV per atom to about 100 eV per atom, and modifying the material layer by exposing the material layer to the GCIB.Type: GrantFiled: July 13, 2011Date of Patent: November 26, 2013Assignee: TEL Epion Inc.Inventors: John J. Hautala, Nathan E. Baxter
-
Publication number: 20130288393Abstract: A method of patterning a substrate includes providing a layer stack comprising a plurality of layers on a base portion of the substrate, where the layer stack includes an electrically conductive layer and a magnetic layer. The method further includes forming a first mask feature on an outer surface of the layer stack above a first protected region and a second mask feature on the outer surface of the layer stack above a second protected region, and directing ions towards the layer stack to magnetically isolate and electrically isolate the first protected region from the second protected region.Type: ApplicationFiled: April 11, 2013Publication date: October 31, 2013Applicant: Varian Semiconductor Equipment Associates, Inc.Inventor: John J. Hautala
-
Publication number: 20130288394Abstract: A method of forming a magnetic memory includes providing a layer stack comprising a plurality of magnetic layers and a plurality of electrically conducting layers on a base portion of a substrate; forming a first mask feature on an outer surface of the layer stack above a first protected region and a second mask feature on the outer surface of the layer stack above a second protected region, the first mask feature and second mask feature defining an exposed region of the layer stack in portions of the layer stack therebetween; and directing ions towards exposed the region of the layer stack in an ion exposure that is effective to magnetically isolate the first protected region from the second protected region and to electrically isolate the first protected region from the second protected region without removal of the exposed region of the layer stack.Type: ApplicationFiled: April 29, 2013Publication date: October 31, 2013Applicant: Varian Semiconductor Equipment Associates, Inc.Inventors: Alexander C. Kontos, Steven Sherman, John J. Hautala, Simon Ruffell
-
Publication number: 20130285177Abstract: In one embodiment a magnetic memory includes a memory device base and a plurality of memory cells disposed on the memory cell base, where each memory cell includes a layer stack comprising a plurality of magnetic and electrically conductive layers arranged in a stack of layers common to each other memory cell. The magnetic memory further includes an implanted matrix disposed between the memory cells and surrounding each memory cell, where the implanted matrix includes component material of the layer stack of each memory cell inter mixed with implanted species, where the implanted matrix comprises a non-conducting material and a non-magnetic material, wherein each memory cell is electrically and magnetically isolated from each other memory cell.Type: ApplicationFiled: April 29, 2013Publication date: October 31, 2013Applicant: Varian Semiconductor Equipment Associates, Inc.Inventors: Alexander C. Kontos, Steven Sherman, John J. Hautala, Simon Ruffell
-
Publication number: 20130230984Abstract: A method of manufacturing a semiconductor device is described. The method comprises performing a gas cluster ion beam (GCIB) pre-treatment and/or post-treatment of at least a portion of a silicon-containing substrate during formation of a silicide region.Type: ApplicationFiled: May 7, 2013Publication date: September 5, 2013Applicant: TEL EPION INC.Inventors: Noel Russell, John J. Hautala, John Gumpher