Patents by Inventor John J. Vaglica

John J. Vaglica has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9824242
    Abstract: A storage location of a device that can be configured to act as a master in a particular security mode, such as a Direct Memory Access (DMA) having one or more channels, can be programmed to indicate a security indicator to be provided when configured to operate as a master device.
    Type: Grant
    Filed: July 27, 2015
    Date of Patent: November 21, 2017
    Assignee: NXP USA, INC.
    Inventors: Joseph C. Circello, Daniel M. McCarthy, John D. Mitchell, Peter J. Wilson, John J. Vaglica
  • Patent number: 9392640
    Abstract: A method and apparatus automatically controls the insertion of information flow data over a shared CPRI link (561) by providing a hardware control mechanism (504-509) at a local radio base station subsystem (501) connected in a CPRI daisy chain configuration between a downstream RE device (570) and an upstream REC device (560) for determining whether the control word being transmitted is sourced from a downstream device (e.g., forwarded data from a downstream RE device) or from the local device.
    Type: Grant
    Filed: October 1, 2012
    Date of Patent: July 12, 2016
    Assignee: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Tuongvu V. Nguyen, John J. Vaglica, Roy Shor, Somvir Dahiya, Ori Goren, Avraham Horn, Arvind Kaushik, Arindam Sinha, Puneet Wadhawan
  • Patent number: 9219540
    Abstract: A method and apparatus for a radio base station (300) aligns IQ data blocks for transmission over multiple radio frequency (RF) signal paths (318, 328, 338) between a base station controller (304) and a plurality of antennas (340) at the base station by determining a path delay (317, 327, 337) for each RF signal path, and then transmitting IQ data blocks from JESD 204 transmit interfaces (301-303) over each RF signal path ahead of a first predetermined time slot by an advance time period equaling the path delay for each RF signal path, thereby aligning IQ data block signaling to the first predetermined time slot at the antennas.
    Type: Grant
    Filed: July 20, 2012
    Date of Patent: December 22, 2015
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Mieu Van V. Vu, John J. Vaglica
  • Patent number: 9198224
    Abstract: A cellular mobile station including a modem processor and memory. The memory includes instructions for the modem processor to perform layer 1 processor operations, layer 2 processor operations, and layer 3 processor operations. The modem processor executes the instructions to perform processor operations for the cellular mobile station to communication data as per a cellular communications protocol. In one example, the mobile station includes different levels of memory to provide different deterministic access times.
    Type: Grant
    Filed: February 5, 2012
    Date of Patent: November 24, 2015
    Inventors: John J. Vaglica, Christopher K. Y. Chun, Jose G. Corleto-Mena, Arnaldo R. Cruz, Jianping Tao, Mieu V. Vu, Mark E. Elledge, Charbel Khawand, Arthur M. Goldberg, David J. Hayes
  • Publication number: 20150332069
    Abstract: A storage location of a device that can be configured to act as a master in a particular security mode, such as a Direct Memory Access (DMA) having one or more channels, can be programmed to indicate a security indicator to be provided when configured to operate as a master device.
    Type: Application
    Filed: July 27, 2015
    Publication date: November 19, 2015
    Inventors: Joseph C. Circello, Daniel M. McCarthy, John D. Mitchell, Peter J. Wilson, John J. Vaglica
  • Patent number: 9092647
    Abstract: A storage location of a device that can be configured to act as a master in a particular security mode, such as a Direct Memory Access (DMA) having one or more channels, can be programmed to indicate a security indicator to be provided when configured to operate as a master device.
    Type: Grant
    Filed: March 7, 2013
    Date of Patent: July 28, 2015
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Joseph C. Circello, Daniel M. McCarthy, John D. Mitchell, Peter J. Wilson, John J. Vaglica
  • Patent number: 8964791
    Abstract: A method and apparatus automatically maintains a JESD204 serial data link (252) as active by using an idle signal (254) and multiplexer selection circuit (247) to selectively switch signal data samples (246) and dummy samples (0, . . . 0) onto a serial interface input to a JESD module (248) for serialization into a plurality of symbols for transmission over the JESD204 serial data link (252) in response to a transmit clock signal (253) so that serialized symbols generated from signal data samples are transmitted when there are signal data samples available, and serialized symbols generated from dummy samples are transmitted when there are no signal data samples available.
    Type: Grant
    Filed: October 11, 2012
    Date of Patent: February 24, 2015
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Mieu Van Vu, John J. Vaglica
  • Publication number: 20140259149
    Abstract: A storage location of a device that can be configured to act as a master in a particular security mode, such as a Direct Memory Access (DMA) having one or more channels, can be programmed to indicate a security indicator to be provided when configured to operate as a master device.
    Type: Application
    Filed: March 7, 2013
    Publication date: September 11, 2014
    Inventors: Joseph C. Circello, Daniel M. McCarthy, John D. Mitchell, Peter J. Wilson, John J. Vaglica
  • Publication number: 20140105101
    Abstract: A method and apparatus automatically maintains a JESD204 serial data link (252) as active by using an idle signal (254) and multiplexer selection circuit (247) to selectively switch signal data samples (246) and dummy samples (0, . . . 0) onto a serial interface input to a JESD module (248) for serialization into a plurality of symbols for transmission over the JESD204 serial data link (252) in response to a transmit clock signal (253) so that serialized symbols generated from signal data samples are transmitted when there are signal data samples available, and serialized symbols generated from dummy samples are transmitted when there are no signal data samples available.
    Type: Application
    Filed: October 11, 2012
    Publication date: April 17, 2014
    Applicant: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Mieu Van Vu, John J. Vaglica
  • Publication number: 20140094157
    Abstract: A method and apparatus automatically controls the insertion of information flow data over a shared CPRI link (561) by providing a hardware control mechanism (504-509) at a local radio base station subsystem (501) connected in a CPRI daisy chain configuration between a downstream RE device (570) and an upstream REC device (560) for determining whether the control word being transmitted is sourced from a downstream device (e.g., forwarded data from a downstream RE device) or from the local device.
    Type: Application
    Filed: October 1, 2012
    Publication date: April 3, 2014
    Applicant: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Tuongvu V. Nguyen, John J. Vaglica, Roy Shor, Somvir Dahiya, Ori Goren, Avraham Horn, Arvind Kaushik, Arindam Sinha, Puneet Wadhawan
  • Publication number: 20140023048
    Abstract: A method and apparatus for a radio base station (300) aligns IQ data blocks for transmission over multiple radio frequency (RF) signal paths (318, 328, 338) between a base station controller (304) and a plurality of antennas (340) at the base station by determining a path delay (317, 327, 337) for each RF signal path, and then transmitting IQ data blocks from JESD 204 transmit interfaces (301-303) over each RF signal path ahead of a first predetermined time slot by an advance time period equaling the path delay for each RF signal path, thereby aligning IQ data block signaling to the first predetermined time slot at the antennas.
    Type: Application
    Filed: July 20, 2012
    Publication date: January 23, 2014
    Inventors: Mieu Van V. Vu, John J. Vaglica
  • Patent number: 8332641
    Abstract: Under the direction of a first party, an integrated circuit (IC) device is configured to temporarily enable access to a debug interface of the IC device via authentication of the first party by a challenge/response process using a key of the IC device and a challenge value generated at the IC device. The first party then may conduct a software evaluation of the IC device via the debug interface. In response to failing to identify an issue with the IC device from the software evaluation, the first party can permanently enable open access to the debug interface while authenticated and provide the IC device to a second party. Under the direction of the second party, a hardware evaluation of the IC device is conducted via the debug interface that was permanently opened by the first party.
    Type: Grant
    Filed: January 30, 2009
    Date of Patent: December 11, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Lawrence L. Case, Asaf Ashkenazi, Ruchir Chhabra, Carlin R. Covey, David H. Hartley, Troy E. Mackie, Alistair N. Muir, Mark D. Redman, Thomas E. Tkacik, John J. Vaglica, Rodney D. Ziolkowski
  • Publication number: 20120183029
    Abstract: A cellular mobile station including a modem processor and memory. The memory includes instructions for the modem processor to perform layer 1 processor operations, layer 2 processor operations, and layer 3 processor operations. The modem processor executes the instructions to perform processor operations for the cellular mobile station to communication data as per a cellular communications protocol.
    Type: Application
    Filed: February 5, 2012
    Publication date: July 19, 2012
    Applicant: FREESCALE SEMICONDUCTOR, INC.
    Inventors: John J. Vaglica, Christopher K. Y. Chun, Jose G. Corleto-Mena, Arnaldo R. Cruz, Jianping Tao, Mieu V. Vu, Mark E. Elledge, Charbel Khawand, Arthur M. Goldberg, David J. Hayes
  • Patent number: 8131316
    Abstract: A cellular mobile station including a modem processor and memory. The memory includes instructions for the modem processor to perform layer 1 processor operations, layer 2 processor operations, and layer 3 processor operations. The modem processor executes the instructions to perform processor operations for the cellular mobile station to communication data as per a cellular communications protocol. In one example, the mobile station includes different levels of memory to provide different deterministic access times.
    Type: Grant
    Filed: October 26, 2009
    Date of Patent: March 6, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: John J. Vaglica, Christopher K. Y. Chun, Jose G. Corleto-Mena, Arnaldo R. Cruz, Jianping Tao, Mieu V. Vu, Mark E. Elledge, Charbel Khawand, Arthur M. Goldberg, David J. Hayes
  • Patent number: 7802038
    Abstract: New approaches for providing communication between multiple masters (12, 14) and one or more shared resources (24, 30, 100) are needed. One example of a resource that may need to be shared is circuitry complying with the Universal Serial Bus (USB) standard (100). The USB specification defines the use of USB endpoints as data and control channels that reside in a USB device. In some cases it is desirable to have a certain number of endpoints controlled by one processor, and other endpoints controlled by a different processor, thus providing a shared control of all the endpoints. Circuitry (402, 417, 480) may be used to provide steering for additional signals such as interrupts. Other shared resources (24, 30) may use more centralized circuitry (36) to perform a steering function for additional signals.
    Type: Grant
    Filed: November 21, 2008
    Date of Patent: September 21, 2010
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Ryan D. Bedwell, Arnold R. Cruz, John J. Vaglica, William C. Moyer
  • Patent number: 7773714
    Abstract: The invention concerns a method (500) for employing adaptive event codes. The method includes the steps of generating (512) at least one adaptive event code in which the adaptive event code corresponds to a preexisting event code, storing (514) the adaptive event code in at least one table (154, 156), running (516) the table in which the adaptive event codes are at least initially disabled and enabling (522) the adaptive event code in response to a system event in which the preexisting event code that corresponds to the enabled adaptive event code is executed (526). The method can further include the step of ignoring (518) the adaptive event codes during the running step when the adaptive event codes are disabled.
    Type: Grant
    Filed: December 29, 2003
    Date of Patent: August 10, 2010
    Assignee: Motorola, Inc.
    Inventors: Charbel Khawand, Jianping Tao, John J. Vaglica
  • Publication number: 20100199077
    Abstract: Under the direction of a first party, an integrated circuit (IC) device is configured to temporarily enable access to a debug interface of the IC device via authentication of the first party by a challenge/response process using a key of the IC device and a challenge value generated at the IC device. The first party then may conduct a software evaluation of the IC device via the debug interface. In response to failing to identify an issue with the IC device from the software evaluation, the first party can permanently enable open access to the debug interface while authenticated and provide the IC device to a second party. Under the direction of the second party, a hardware evaluation of the IC device is conducted via the debug interface that was permanently opened by the first party.
    Type: Application
    Filed: January 30, 2009
    Publication date: August 5, 2010
    Applicant: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Lawrence L. Case, Asaf Ashkenazi, Ruchir Chhabra, Carlin R. Covey, David H. Hartley, Troy E. Mackie, Alistair N. Muir, Mark D. Redman, Thomas E. Tkacik, John J. Vaglica, Rodney D. Ziolkowski
  • Publication number: 20100113003
    Abstract: A cellular mobile station including a modem processor and memory. The memory includes instructions for the modem processor to perform layer 1 processor operations, layer 2 processor operations, and layer 3 processor operations. The modem processor executes the instructions to perform processor operations for the cellular mobile station to communication data as per a cellular communications protocol.
    Type: Application
    Filed: October 26, 2009
    Publication date: May 6, 2010
    Applicant: FREESCALE SIMICONDUCTOR, INC.
    Inventors: JOHN J. VAGLICA, CHRISTOPHER K. Y. CHUN, JOSE G. CORLETO-MENA, ARMALDO R. CRUZ, JIANPING TAO, MIEU V. VU, MARK E. ELLEDGE, CHARBEL KHAWAND, ARTHUR M. GOLDBERG, DAVID J. HAYES
  • Patent number: 7623894
    Abstract: A cellular mobile station including a modem processor and memory. The memory includes instructions for the modem processor to perform layer 1 processor operations, layer 2 processor operations, and layer 3 processor operations. The modem processor executes the instructions to perform processor operations for the cellular mobile station to communication data as per a cellular communications protocol. In one example, the mobile station includes different levels of memory to provide different deterministic access times.
    Type: Grant
    Filed: October 9, 2003
    Date of Patent: November 24, 2009
    Assignee: Freescale Semiconductor, Inc.
    Inventors: John J. Vaglica, Christopher K. Y. Chun, Jose G. Corleto-Mena, Arnaldo R. Cruz, Jianping Tao, Mieu V. Vu, Mark E. Elledge, Charbel Khawand, Arthur M. Goldberg, David J. Hayes
  • Publication number: 20090077291
    Abstract: New approaches for providing communication between multiple masters (12, 14) and one or more shared resources (24, 30, 100) are needed. One example of a resource that may need to be shared is circuitry complying with the Universal Serial Bus (USB) standard (100). The USB specification defines the use of USB endpoints as data and control channels that reside in a USB device. In some cases it is desirable to have a certain number of endpoints controlled by one processor, and other endpoints controlled by a different processor, thus providing a shared control of all the endpoints. Circuitry (402, 417, 480) may be used to provide steering for additional signals such as interrupts. Other shared resources (24, 30) may use more centralized circuitry (36) to perform a steering function for additional signals.
    Type: Application
    Filed: November 21, 2008
    Publication date: March 19, 2009
    Applicant: Freescale Semiconductor, Inc.
    Inventors: Ryan D. Bedwell, Arnaldo R. Cruz, John J. Vaglica, William C. Moyer