Patents by Inventor John M. Macaulay
John M. Macaulay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5827099Abstract: Gated electron emitters are fabricated by processes in which charged particles are passed through a track layer (24, 48, or 144) to form charged-particle tracks (26.sub.1, 50.sub.1, or 146.sub.1). The track layer is etched along the tracks to create open spaces (28.sub.1, 52.sub.1, or 148.sub.1). Electron-emissive elements (30 or 142D) can then be formed at locations respectively centered on the open spaces after which a patterned gate layer (34B, 40B, or 158C) is provided. Alternatively, the open spaces in the track layer can be employed to etch corresponding apertures (54.sub.1) through an underlying non-insulating layer (46) which typically serves as the gate layer. An etch is performed through the apertures to form dielectric open spaces (56.sub.1, 96.sub.1, or 114.sub.1) in an insulating layer (24) that lies below the non-insulating layer. Electron-emissive elements (30B, 30/88D.sub.1, 98/102.sub.1, or 118.sub.1) can subsequently be provided, typically in the dielectric open spaces.Type: GrantFiled: December 7, 1995Date of Patent: October 27, 1998Assignee: Candescent Technologies CorporationInventors: Christopher J. Spindt, John M. Macaulay, Robert M. Duboc, Jr., Peter C. Searson
-
Patent number: 5813892Abstract: A gated electron-emitter is fabricated according to the process in which charged particles are directed towards a track-susceptible layer (48) to form charged-particle tracks (50B.sub.1) through the track-susceptible layer. Apertures (52.sub.1) are formed through the track-susceptible layer by etching along the charged-particle tracks. A gate layer (46) is etched through the apertures to form gate openings (54.sub.1) through the gate layer. An insulating layer (24) is etched through the gate openings to form dielectric open spaces (56.sub.1, 94.sub.1, 106.sub.1, or 114.sub.1) through the insulating layer down to a resistive layer (22B) of an underlying conductive region (22). Electron-emissive elements (30B, 30/88D.sub.1, 98/102.sub.1, or 118.sub.1) are formed in the dielectric open spaces over the resistive layer.Type: GrantFiled: July 12, 1996Date of Patent: September 29, 1998Assignee: Candescent Technologies CorporationInventors: Christopher J. Spindt, John M. Macaulay
-
Patent number: 5801477Abstract: A gated filament structure for a field emission display includes a plurality of filaments. Included is a substrate, an insulating layer positioned adjacent to the substrate, and a metal gate layer position adjacent to the insulating layer. The metal gate layer has a plurality of gates, the metal gate layer having an average thickness "s" and a top metal gate layer planar surface that is substantially parallel to a bottom metal gate layer planar surface. The metal gate layer includes a plurality of apertures extending through the gates. Each aperture has an average width "r" along a bottom planar surface of the aperture. Each aperture defines a midpoint plane positioned parallel to and equally distant from the top metal gate layer planar surface and the bottom metal gate layer planar surface. A plurality of filaments are individually positioned in an aperture. Each filament has a filament axis. The intersection of the filament axis and the midpoint plane defines a point "O".Type: GrantFiled: January 31, 1995Date of Patent: September 1, 1998Assignee: Candescent Technologies CorporationInventor: John M. Macaulay
-
Patent number: 5766446Abstract: An electrochemical technique is employed for removing certain material from a partially finished structure without significantly chemically attacking certain other material of the same chemical type as the removed material. The partially finished structure contains a first electrically non-insulating layer (52C) consisting at least partially of first material, typically excess emitter material that accumulates during the deposition of the emitter material to form electron-emissive elements (52A) in an electron emitter, that overlies an electrically insulating layer (44). An electrically non-insulating member, such as an electron-emissive element, consisting at least partially of the first material is situated at least partly in an opening (50) extending through the insulating layer.Type: GrantFiled: March 5, 1996Date of Patent: June 16, 1998Assignee: Candescent Technologies CorporationInventors: Christopher J. Spindt, Gabriela S. Chakarova, Maria S. Nikolova, Peter C. Searson, Duane A. Haven, Nils Johan Knall, John M. Macaulay, Roger W. Barton
-
Patent number: 5755944Abstract: A method for creating a solid layer (36A or 52A) through which openings (38 or 54) extend entails subjecting particles (30) suspended in a fluid (26) to an electric field (E.sub.A) to cause a number of the particles to move towards, and accumulate over, a structure placed in the fluid. The structure, including the so-accumulated particles, is removed from the fluid. Solid material is deposited over the structure at least in the space between the so-accumulated particles. The particles, including any overlying material (36B or 52B), are removed. The remaining solid material forms the solid layer through which openings extend at the locations of the so-removed particles. The structure is typically a layer is then typically either a gate layer for the electron-emitting device or a layer used in forming the gate layer.Type: GrantFiled: June 7, 1996Date of Patent: May 26, 1998Assignee: Candescent Technologies CorporationInventors: Duane A. Haven, Esther Sluzky, John M. Macaulay
-
Patent number: 5728435Abstract: A cathode structure is formed by a process in which a carbon-containing electron-emissive cathode is subjected to electronegative atoms that include oxygen and/or fluorine. The cathode is also subjected to atoms of electropositive metal, typically after being subjected to the atoms of oxygen and/or fluorine. The combination of the electropositive metal atoms and the electronegative atoms enhances the electron emissivity by reducing the work function.Type: GrantFiled: May 22, 1995Date of Patent: March 17, 1998Assignees: Candescent Technologies Corporation, Massachusetts Institute of TechnologyInventors: Michael W. Geis, John M. Macaulay, Jonathan C. Twichell
-
Patent number: 5666025Abstract: A flat-panel display contains an emissive cathode structure and a generally flat encapsulating body that surrounds the cathode structure to form a sealed enclosure. The cathode structure contains electronegative atoms (22), which consist of oxygen and/or fluorine, chemically bonded to a carbon-containing cathode (10). Atoms (24R) of electropositive metal are chemically bonded to the electronegative atoms.Type: GrantFiled: October 17, 1995Date of Patent: September 9, 1997Assignee: Candescent Technologies CorporationInventors: Michael W. Geis, John M. Macaulay, Jonathan C. Twichell
-
Patent number: 5665421Abstract: A method is provided for creating gated filament structures for a field emission display. A multi-layer structure is provided that includes a substrate, an insulating layer, a metal gate layer positioned on a top surface of the insulating layer and a gate encapsulation layer positioned on a top surface of the metal gate layer. A plurality of gates are provided and define a plurality of apertures on the top of the insulating layer. A plurality of spacers are formed in the apertures at their edges on the top surface of the insulating layer. The spacers are used as masks for etching the insulating layer and form a plurality of pores in the insulating layer. The pores are plated with a filament material to create a plurality of filaments. The pores can be overplated to create the plurality of filaments. The filaments are vertically self-aligned in the pores.Type: GrantFiled: October 8, 1996Date of Patent: September 9, 1997Assignee: Candescent Technologies, Inc.Inventors: David L. Bergeron, John M. Macaulay, Roger W. Barton, Jeffrey D. Morse
-
Patent number: 5608283Abstract: In one electron-emitting device, non-insulating particle bonding material (24) securely bonds electron-emissive carbon-containing particles (22) to an underlying non-insulating region (12). The carbon in each carbon-containing particle is in the form of diamond, graphite, amorphous carbon, or/and silicon carbide. In another electron-emitting device, electron-emissive pillars (22/28) overlie a non-insulating region (12). Each pillar is formed with an electron-emissive particle (22) and an underlying non-insulating pedestal (28).Type: GrantFiled: June 29, 1994Date of Patent: March 4, 1997Assignee: Candescent Technologies CorporationInventors: Jonathan C. Twichell, George R. Brandes, Michael W. Geis, John M. Macaulay, Robert M. Duboc, Jr., Christopher J. Curtin
-
Patent number: 5607335Abstract: An electron emitter suitable for a flat-panel CRT display is fabricated by a process in which charged particles are passed through a track layer (144) to create charged-particle tracks (146.sub.1). The track layer is etched along the tracks to form apertures (148.sub.1) that are employed in defining corresponding cap regions (150A) over an underlying emitter layer (142). After removing the track layer, part of the emitter layer is removed using the cap regions as masks to control the extent of the emitter material removed. Electron-emissive elements (142D), typically in the shape of cones, are thereby formed in the remainder (142C) of the emitter layer. The electron emitter can also be provided with a gate electrode (158C).Type: GrantFiled: June 29, 1994Date of Patent: March 4, 1997Assignee: Silicon Video CorporationInventors: Christopher J. Spindt, John M. Macaulay
-
Patent number: 5578185Abstract: A method is provided for creating gated filament structures for a field emission display. A multi-layer structure is provided that includes a substrate, an insulating layer, a metal gate layer positioned on a top surface of the insulating layer and a gate encapsulation layer positioned on a top surface of the metal gate layer. A plurality of gates are provided and define a plurality of apertures on the top of the insulating layer. A plurality of spacers are formed in the apertures at their edges on the top surface of the insulating layer. The spacers are used as masks for etching the insulating layer and form a plurality of pores in the insulating layer. The pores are plated with a filament material to create a plurality of filaments. The pores can be overplated to create the plurality of filaments. The filaments are vertically self-aligned in the pores.Type: GrantFiled: January 31, 1995Date of Patent: November 26, 1996Assignee: Silicon Video CorporationInventors: David L. Bergeron, John M. Macaulay, Roger W. Barton, Jeffrey D. Morse
-
Patent number: 5564959Abstract: Gated electron emitters are fabricated by processes in which charged particles are passed through a track layer (24, 48, or 144) to form charged-particle tracks (26.sub.1, 50.sub.1, or 146.sub.1). The track layer is etched along the tracks to create open spaces (28.sub.1, 52.sub.1, or 148.sub.1). Electron-emissive elements (30 or 142D) can then be formed at locations respectively centered on the open spaces after which a patterned gate layer (34B, 40B, or 158C) is provided. Alternatively, the open spaces in the track layer can be employed to etch corresponding apertures (54.sub.1) through an underlying non-insulating layer (46) which typically serves as the gate layer. An etch is performed through the apertures to form dielectric open spaces (56.sub.1, 96.sub.1, or 114.sub.1) in an insulating layer (24) that lies below the non-insulating layer. Electron-emissive elements (30B, 30/88D.sub.1, 98/102.sub.1, or 118.sub.1) can subsequently be provided, typically in the dielectric open spaces.Type: GrantFiled: June 29, 1994Date of Patent: October 15, 1996Assignee: Silicon Video CorporationInventors: Christopher J. Spindt, John M. Macaulay, Robert M. Duboc, Jr., Peter C. Searson
-
Patent number: 5562516Abstract: A gated area field emitter is fabricated according to a process in which charged-particle tracks are utilized in creating small electron-emissive elements self-aligned to corresponding gate openings in the gate electrode. The electron-emissive elements can have various shapes, including (a) a pedestal, typically a filament, having a pointed tip, (b) a cone, and (c) a combination of a pedestal and an overlying cone whose base diameter is greater than the pedestal's diameter. Each electron-emissive element can be formed as a highly resistive portion and an overlying electron-emissive portion.Type: GrantFiled: May 22, 1995Date of Patent: October 8, 1996Assignee: Silicon Video CorporationInventors: Christopher J. Spindt, John M. Macaulay
-
Patent number: 5559389Abstract: A gated electron-emitting device contains a multiplicity of electron-emissive elements, each formed with a pedestal (98) and an overlying cone (94.sub.1). In each electron-emissive element, the base diameter of the cone is greater than the element, the base diameter of the cone is greater than the diameter of the pedestal. With the pedestal being electrically conductive, the cone may be electrically resistive. Alternatively, each electron-emissive element can be an elongated element (30B) that reaches a maximum diameter at a point between, and spaced apart from, both ends of the element.Type: GrantFiled: November 24, 1993Date of Patent: September 24, 1996Assignee: Silicon Video CorporationInventors: Christopher J. Spindt, John M. Macaulay
-
Patent number: 5552659Abstract: An electron emitter contains a gate layer (38), an underlying dielectric layer (36), an intermediate non-insulating layer (34) situated below the dielectric layer, and a lower non-insulating region (32) situated below the intermediate non-insulating layer. A multiplicity of electron-emissive particles (42) are situated over the non-insulating region at the bottom of an opening (40) extending through the three layers. The ratio of the thickness of the dielectric layer to the thickness of the intermediate non-insulating layer is in the range of 1:1 to 4:1, while the ratio of the mean diameter of the opening to the thickness of the intermediate non-insulating layer is in the range 1:1 to 10:1. The presence of the intermediate non-insulating layer improves the collimation of the beam of electrons emitted from the electron-emissive elements. The electron emitter is manufactured according to a simple, readily controllable process.Type: GrantFiled: June 29, 1994Date of Patent: September 3, 1996Assignee: Silicon Video CorporationInventors: John M. Macaulay, Christopher J. Spindt, Patrick A. Corcoran, Lee H. Veneklasen
-
Patent number: 5463271Abstract: A cathode structure contains electronegative atoms (22), which consist of oxygen and/or fluorine, chemically bonded to a carbon-containing cathode (10). Atoms (24R) of electropositive metal are chemically bonded to the electronegative atoms. The combination of the electropositive metal atoms and the electronegative atoms enhances the electron emissivity by reducing the work function.Type: GrantFiled: July 9, 1993Date of Patent: October 31, 1995Assignees: Silicon Video Corp., Massachusetts Institute of TechnologyInventors: Michael W. Geis, John M. Macaulay, Jonathan C. Twichell
-
Patent number: 5462467Abstract: A field-emission structure suitable for large-area flat-panel televisions centers around an insulating porous layer (24A) that overlies a lower conductive region (22) situated over insulating material of a supporting substrate (20). Electron-emissive filaments (30) occupy pores (28) extending through the porous layer. A conductive gate layer (34A) through which openings (36) extend at locations centered on the filaments typically overlies the porous layer. Cavities (38) are usually provided in the porous layer along its upper surface at locations likewise centered on the filaments.In fabricating the structure, the pores are preferably formed by etching charged-particle tracks. Electrochemical deposition is employed to selectively create the filaments in the pores. Self-alignment of the gate openings to the filaments is achieved with charged-particle track etching and/or further electrochemical processing.Type: GrantFiled: September 8, 1993Date of Patent: October 31, 1995Assignee: Silicon Video CorporationInventors: John M. Macaulay, Peter C. Searson, Robert M. Duboc, Jr., Christopher J. Spindt
-
Patent number: 5139624Abstract: A method for making a self-supporting porous semiconductor membrane characterized by the electrolytic etching of a surface of a semiconductor wafer until at least one pore propagates fully through the wafer. The wafer forms the anode of the cell and a relatively inert material, such as platinum, forms the cathode of the cell. The electrolyte is a mixture of HF, H.sub.2 O and possibly a wetting agent. One side of the semiconductor wafer is shielded from the electrolyte and pores are allowed to propagate through the body of the wafer towards the shielded side. In one embodiment of the invention the pores are allowed to propagate fully through the body of the wafer and in another embodiment the pores are partially propagated through the wafer and then material is removed from the shielded side of the wafer to expose the pores.Type: GrantFiled: December 6, 1990Date of Patent: August 18, 1992Assignee: SRI InternationalInventors: Peter C. Searson, John M. Macaulay
-
Patent number: 5089292Abstract: A field emission cathode device is disclosed herein and includes an array of electron emitting cathode tips supported by a base electrode or electrodes, a gate electrode spaced from and associated with each tip, and dielectric material located between each gate electrode and the base electrode of its associated cathode tip for insulating the two from one another. The device also includes means for establishing an electric field between the gate electrodes and tips sufficient to cause the tips to emit current. In addition, each electron emitting cathode tip is coated with an electrically conductive material that reduces its electron work function. At the same time, the dielectric material which insulates the base electrodes and gate electrodes from one another is maintained sufficiently free of the electron work function reducing material so as not to result in any appreciable current leakage between the base and gate electrodes. The specific method of coating the cathode tips is also disclosed herein.Type: GrantFiled: July 20, 1990Date of Patent: February 18, 1992Assignee: Coloray Display CorporationInventors: John M. MaCaulay, C. A. Spindt, Christopher E. Holland, Ivor Brodie