Patents by Inventor John P. Lesso
John P. Lesso has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12774983Abstract: Circuitry for processing a sense signal obtained from an electrochemical cell having a first electrode and a second electrode, the circuitry comprising: drive circuitry configured to apply a first voltage at a first electrode; measurement circuitry configured to measure the sense current at the second electrode and output a sense signal based on the measured sense current; control circuitry configured to: generate an output signal based on the sense signal; and adapt the first voltage based on the output signal.Type: GrantFiled: August 13, 2024Date of Patent: October 27, 2026Assignee: Cirrus Logic Inc.Inventors: John P. Lesso, James T. Deas, Claire Motion
-
Publication number: 20260328720Abstract: Circuitry for processing an analyte signal obtained from an electrochemical cell, the circuitry comprising: a first analog-to-digital converter (ADC) configured to generate a first digital output based on the analyte signal; a second ADC configured to generate a second digital output based on the analyte signal; and control circuitry configured to control generation of the second digital output by the second ADC based on the first digital output from the first ADC.Type: ApplicationFiled: June 29, 2026Publication date: October 22, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: John P. LESSO
-
Publication number: 20260309815Abstract: A Hall sensor comprising: a Hall element configured to generate a Hall voltage in response to a magnetic field; first and second sets of sense electrodes for detecting the Hall voltage, wherein: the first set of sense electrodes comprises a first plurality of separate sense electrodes that are electrically isolated from each other; and the second set of sense electrodes comprises a second plurality of separate sense electrodes that are electrically isolated from each other.Type: ApplicationFiled: September 10, 2025Publication date: October 8, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, James T. DEAS
-
Publication number: 20260313913Abstract: There is described a two-terminal multi-level memristor element synthesised from binary memristors, which is configured to implement a variable resistance based on unary or binary code words. There is further described a circuit such as a synapse circuit implemented using a multi-level memristor element.Type: ApplicationFiled: June 18, 2026Publication date: October 8, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, James T. DEAS
-
Publication number: 20260303078Abstract: This application relates to methods and apparatus for a multichannel driver, for driving each of a plurality of channels with a respective differential drive signal. The driver has a primary amplifier, which may preferably be a switching amplifier, for outputting a first output signal based a common drive signal component for each of said plurality of channels. The driver also has a respective secondary amplifier for each channel, which may be a linear amplifier. Each secondary amplifier outputs a respective second output signal based on an individual drive signal component for the respective channel, where a difference between the common drive signal component and the individual drive signal component for the respective channel corresponds to the differential drive signal for that channel.Type: ApplicationFiled: March 27, 2025Publication date: October 1, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260291451Abstract: This application relates to modulator circuits for driving switching output stages in a class-D amplifier system or the like. The switching output stage has an output node and high-side and low-side switches for selectively connecting the output node to respective high-side and low-side voltages and is configured to be operable in a continuous conduction mode of operation, in which there is always an output current flowing throughout a switching cycle and also in a discontinuous conduction mode of operation where there is a period in each switching cycle where there is no output current. The modulator circuit comprises a compensator operable to apply compensation, in the discontinuous conduction mode of operation, to at least partly compensate for a non-linearity when operating in the discontinuous conduction mode.Type: ApplicationFiled: May 22, 2026Publication date: September 24, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260287666Abstract: Circuitry for determining an impedance of an electrochemical cell comprising at least one first electrode and a second electrode, the circuitry comprising: drive circuitry configured to apply a stimulus to the electrochemical cell, the stimulus having a stimulation frequency and a stimulation amplitude; and measurement circuitry configured to: sample an output of the electrochemical cell at a sampling frequency to generate an output signal; determine an output amplitude of output signal at one or more alias frequencies, the one or more alias frequency based on the stimulation frequency and the sampling frequency; and determine the impedance of the cell at the stimulation frequency based on the output amplitude at the one or more alias frequencies and the stimulation amplitude; and control circuitry configured to: control the sampling frequency and the stimulation frequency such that a Nyquist rate of the sampling frequency is greater than stimulation frequency.Type: ApplicationFiled: May 21, 2026Publication date: September 24, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, Toru IDO, Yanto SURYONO
-
Publication number: 20260276729Abstract: Circuitry for monitoring a characteristic of a battery cell integrated into a wearable device, the circuitry configured to: upon installation of the battery cell into the wearable device: obtaining a first signal from the battery cell; and upon activation of the wearable device after installation of the battery cell: obtain a second signal from the battery cell; and determine a characteristic of the battery cell based on the first signal and the second signal.Type: ApplicationFiled: May 15, 2026Publication date: September 17, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, Claire MOTION
-
Patent number: 12736498Abstract: Circuitry for measuring a characteristic of an electrochemical cell, the circuitry comprising: a comparator having a first comparator input, a second comparator input and a comparator output; a feedback path between the comparator output and the second comparator input configured to provide a feedback signal to the second comparator input; an integrator in the feedback path, the integrator comprising a data input coupled to the comparator output and in integrator output; and a loop filter configured to apply filtering to the feedback path to generate the feedback signal, wherein the loop filter comprises the electrochemical cell.Type: GrantFiled: June 11, 2024Date of Patent: September 15, 2026Assignee: Cirrus Logic Inc.Inventors: John P. Lesso, Toru Ido
-
Publication number: 20260254422Abstract: This application relates to controlling a switching amplifier to drive a load with a differential drive signal. A controller is configured to control the switching amplifier to selectively operate in at least a first mode or a second mode, wherein in each mode, driver output nodes are modulated between switching voltages with a controlled duty-cycle and at least one of the switching voltages is different in the different modes. In the first mode, a common-mode voltage applied to the first and second output nodes has a first steady-state value and in the second mode a common-mode voltage applied to the first and second output nodes has a second, different. steady-state value. For a change in mode, the controller operates in a transitional period in which the common-mode voltage is ramped over time to reduce or eliminate any step change in common-mode voltage on the change in mode.Type: ApplicationFiled: February 27, 2025Publication date: August 27, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260254423Abstract: This application relates to methods and apparatus for controlling a switching amplifier to drive a load with a differential drive signal based on an input signal. A controller controls the switching amplifier to selectively operate in at least a first or second modes based on the input signal, wherein in each mode, output nodes are modulated between switching voltages with a controlled duty-cycle and at least one of the switching voltages is different in the different modes. In steady-state operation in the first mode a common-mode voltage applied to the first and second output nodes has a first value and in steady-state operation in the second mode a common-mode voltage applied to the first and second output nodes has a second value, different to the first value; wherein at least one of first values and the second values is not equal to a voltage which is halfway between the switching voltages used in that mode.Type: ApplicationFiled: February 27, 2025Publication date: August 27, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260254416Abstract: This application relates to methods and apparatus for controlling a switching amplifier to drive a load with a differential drive signal based on an input signal. A controller is configured to control the switching amplifier to operate in at least a first mode of operation in which the first and second output nodes of the switching amplifier are selectively modulated between first and second switching voltages with respective controlled duty-cycles. The controller controls the duty-cycle so as to controllably vary a common-mode voltage applied to the first and second output nodes in operation in the first mode. The controller comprises a first control loop for controlling the common-mode voltage and a second control loop for controlling the differential drive signal.Type: ApplicationFiled: February 27, 2025Publication date: August 27, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260254421Abstract: This application relates to methods and apparatus for controlling a switching amplifier to drive a load with a differential drive signal based on an input signal. A controller is configured to control the switching amplifier to selectively operate in at least a first mode or a second mode based on the input signal, where, in the first mode, the output nodes are selectively connected to first and second switching voltages with a controlled duty-cycle, and in the second mode the output nodes are selectively connected to the first switching voltage and a third switching voltage with a controlled duty-cycle, where the third switching voltage is an intermediate voltage between the first and second switching voltages. The controller is configured to selectively increase an output resistance of the switching amplifier during a damping period which, at least partly, follows a change in mode.Type: ApplicationFiled: February 27, 2025Publication date: August 27, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Publication number: 20260254417Abstract: This application relates to methods and apparatus for switching amplifiers for driving a load. A switching amplifier is described which has first and second amplifier signal paths, for modulating respective first and second output nodes between switching voltages, so as to generate a differential drive signal across a load, where the load is connected between the first and second output nodes by respective first and second output paths. The switching amplifier is operable such that a common-mode voltage applied to the first and second output nodes may be controllably varied in use. The switching amplifier has at least one compensator configured to apply compensation to at least one of the first and second amplifier signal paths to compensate for any mismatch in transfer function of the first and second output paths.Type: ApplicationFiled: February 27, 2025Publication date: August 27, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, John L. MELANSON
-
Patent number: 12720766Abstract: There is described a two-terminal multi-level memristor element synthesised from binary memristors, which is configured to implement a variable resistance based on unary or binary code words. There is further described a circuit such as a synapse circuit implemented using a multi-level memristor element.Type: GrantFiled: March 11, 2024Date of Patent: August 25, 2026Assignee: Cirrus Logic Inc.Inventors: John P. Lesso, James T. Deas
-
Publication number: 20260241594Abstract: This application relates to an amplifier selectively operable in first or second modes. The first mode is a BTL mode with first and second output drivers (103p, 103n) both active to generate respective driving signals that vary with an input signal. The second mode is an SE mode, where the first output driver (103p) is active to generate a driving signal at and the output of the second driver (103n) is held constant. A controller (201) selectively controls the mode based on an indication of output signal amplitude. In the first mode, a ratio of magnitude of the two driving signals varies with the indication of output signal amplitude, i.e. the magnitudes of the two driving signals may vary so as to be not equal.Type: ApplicationFiled: February 3, 2026Publication date: August 20, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventor: John P. LESSO
-
Patent number: 12710392Abstract: Circuitry for processing an analyte signal obtained from an electrochemical cell, the circuitry comprising: a first analog-to-digital converter (ADC) configured to generate a first digital output based on the analyte signal; a second ADC configured to generate a second digital output based on the analyte signal; and control circuitry configured to control generation of the second digital output by the second ADC based on the first digital output from the first ADC.Type: GrantFiled: April 21, 2022Date of Patent: August 18, 2026Assignee: Cirrus Logic Inc.Inventor: John P. Lesso
-
Publication number: 20260210782Abstract: This application relates to methods and apparatus for sensing using controlled oscillators. A sensor apparatus has a first ring oscillator formed a plurality of delay elements which generates a first oscillator signal. At least one of the delay elements is a sensing delay element which includes a sensor component with an electrical property that varies with a measurand of interest to vary a propagation delay of the sensing delay element, and hence an oscillation frequency of the first oscillator signal.Type: ApplicationFiled: January 17, 2025Publication date: July 23, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, James T. DEAS
-
Publication number: 20260213736Abstract: The present application relates to voltage-controlled oscillators (VCOs), in particular to VCOs suitable for implementation in compound semiconductor material and to the use of such VCOs. The VCO has an input node for receiving an input control voltage and an odd plurality of delay elements connected in a ring arrangement. Each delay element is connected between first and second defined voltages and comprises a depletion mode high-electron mobility transistor connected between the first defined voltage and an output of the delay element. The gate of the depletion mode high-electron mobility transistor is driven by the input control voltage and the gate of the enhancement mode high-electron mobility transistor is driven by the output of a preceding delay element.Type: ApplicationFiled: December 19, 2025Publication date: July 23, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, James T. DEAS
-
Publication number: 20260197010Abstract: Circuitry for processing an analyte signal obtained from an electrochemical cell, the circuitry comprising: a converter, comprising: a first converter input configured to receive the analyte signal; a second converter input; and a converter output configured to output a converted analyte signal, the converter configured to generate the converted analyte signal in dependence on the analyte signal; a loop filter configured to filter a signal derived from the converted analyte signal to obtain a filtered analyte signal at a filter output; and a feedback path between the filter output and the second converter input.Type: ApplicationFiled: March 4, 2026Publication date: July 9, 2026Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: John P. LESSO, James T. DEAS