Patents by Inventor John S. Dodson
John S. Dodson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140143613Abstract: In a data processing system, a selection is made, based at least on an access type of a memory access request, between at least a first timing and a second timing of data transmission with respect to completion of error detection processing on a target memory block of the memory access request. In response to receipt of the memory access request and selection of the first timing, data from the target memory block is transmitted to a requestor prior to completion of error detection processing on the target memory block. In response to receipt of the memory access request and selection of the second timing, data from the target memory block is transmitted to the requestor after and in response to completion of error detection processing on the target memory block.Type: ApplicationFiled: February 26, 2013Publication date: May 22, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: ROBERT A. CARGNONI, JOHN S. DODSON, GUY L. GUTHRIE, WILLIAM J. STARKE, JEFFREY A. STUECHELI
-
Publication number: 20140082272Abstract: A method for controlling memory refresh operations in dynamic random access memories. The method includes determining a count of deferred memory refresh operations for a first memory rank. Responsive to the count approaching a high priority threshold, issuing an early high priority refresh notification for the first memory rank, which indicates the pre-determined time for performing a high priority memory refresh operation at the first memory rank. Responsive to the early high priority refresh notification, the behavior of a read reorder queue is dynamically modified to give priority scheduling to at least one read command targeting the first memory rank, and one or more of the at least one read command is executed on the first memory rank according to the priority scheduling. Priority scheduling removes these commands from the re-order queue before the refresh operation is initiated at the first memory rank.Type: ApplicationFiled: February 28, 2013Publication date: March 20, 2014Applicant: IBM CorporationInventors: Mark A. Brittain, John S. Dodson, Stephen Powell, Eric E. Retter, Jeffrey A. Stuecheli
-
Patent number: 8635401Abstract: A method for performing refresh operations is disclosed. In response to a completion of a memory operation, a determination is made whether or not a refresh backlog count is greater than a first predetermined value. In a determination that the refresh backlog count is greater than the first predetermined value, a refresh operation is performed as soon as possible. In a determination that the refresh backlog count is not greater than the first predetermined value, a refresh operation is performed after a delay of an idle count value.Type: GrantFiled: April 23, 2012Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: John S. Dodson, Benjiman L. Goodman, Hillery C. Hunter, Steven Powell, Jeffrey A. Stuecheli
-
Publication number: 20130297879Abstract: A computer cache memory organization called Probabilistic Set Associative Cache (PAC) has the hardware complexity and latency of a direct-mapped cache but functions as a set-associative cache for a fraction of the time, thus yielding better than direct mapped cache hit rates. The organization is considered a (1+P)—way set associative cache, where the chosen parameter called Override Probability P determines the average associativity, for example, for P=0.1, effectively it operates as if a 1.1-way set associative cache.Type: ApplicationFiled: May 1, 2012Publication date: November 7, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bulent Abali, John S. Dodson, Moinuddin K. Qureshi, Balaram Sinharoy
-
Patent number: 8543759Abstract: A method for performing refresh operations on a rank of memory devices is disclosed. After the completion of a memory operation, a determination is made whether or not a refresh backlog count value is less than a predetermined value and the rank of memory devices is being powered down. If the refresh backlog count value is less than the predetermined value and the rank of memory devices is being powered down, an Idle Count threshold value is set to a maximum value such that a refresh operation will be performed after a maximum delay time. If the refresh backlog count value is not less than the predetermined value or the rank of memory devices is not in a powered down state, the Idle Count threshold value is set based on the slope of an Idle Delay Function such that a refresh operation will be performed accordingly.Type: GrantFiled: February 27, 2013Date of Patent: September 24, 2013Assignee: International Business Machines CorporationInventors: Mark A. Brittain, John S. Dodson, Benjamin L. Goodman, Stephen J. Powell, Jeffrey A. Stuecheli
-
Publication number: 20130212330Abstract: A memory system and data processing system for controlling memory refresh operations in dynamic random access memories. The memory controller comprises logic that: tracks a time remaining before a scheduled time for performing a high priority, high latency operation a first memory rank of the memory system; responsive to the time remaining reaching a pre-established early notification time before the schedule time for performing the high priority, high latency operation, biases the re-order queue containing memory access operations targeting the plurality of ranks to prioritize scheduling of any first memory access operations that target the first memory rank. The logic further: schedules the first memory access operations to the first memory rank for early completion relative to other memory access operations in the re-order queue that target other memory ranks; and performs the high priority, high latency operation at the first memory rank at the scheduled time.Type: ApplicationFiled: February 13, 2012Publication date: August 15, 2013Applicant: IBM CorporationInventors: Mark A. Brittain, John S. Dodson, Stephen J. Powell, Eric E. Retter, Jeffrey A. Stuecheli
-
Patent number: 8489807Abstract: Techniques for performing refresh operations is disclosed. In response to a completion of a memory operation, a determination is made whether or not a refresh backlog count is greater than a first predetermined value. In a determination that the refresh backlog count is greater than the first predetermined value, a refresh operation is performed as soon as possible. In a determination that the refresh backlog count is not greater than the first predetermined value, a refresh operation is performed after a delay of an idle count value.Type: GrantFiled: December 3, 2010Date of Patent: July 16, 2013Assignee: International Business Machines CorporationInventors: John S. Dodson, Benjiman L. Goodman, Hillery C. Hunter, Stephen Powell, Jeffrey A. Stuecheli
-
Publication number: 20130151929Abstract: Mechanisms are provided for efficient storage of meta-bits within a system memory. The mechanisms combine an L/G bit and an SUE bit to form meta-bits. The mechanisms then determine the local/global state of a cache line on the first cycle of data. The mechanisms forward the data to the requesting cache, and the requesting cache may reissue the request globally based on the local/global state of the cache line. The mechanisms then determine the special uncorrectable error state of the cache line on the second or subsequent cycle of data. The mechanisms perform error processing regardless of whether the request was reissued globally.Type: ApplicationFiled: December 7, 2011Publication date: June 13, 2013Applicant: International Business Machines CorporationInventors: John S. Dodson, Benjiman L. Goodman, Steven J. Hnatko, Kenneth L. Wright
-
Publication number: 20130151790Abstract: Mechanisms are provided for efficient storage of meta-bits within a system memory. The mechanisms combine an L/G bit and an SUE bit to form meta-bits. The mechanisms then determine the local/global state of a cache line on the first cycle of data. The mechanisms forward the data to the requesting cache, and the requesting cache may reissue the request globally based on the local/global state of the cache line. The mechanisms then determine the special uncorrectable error state of the cache line on the second or subsequent cycle of data. The mechanisms perform error processing regardless of whether the request was reissued globally.Type: ApplicationFiled: September 12, 2012Publication date: June 13, 2013Applicant: International Business Machines CorporationInventors: John S. Dodson, Benjiman L. Goodman, Steven J. Hnatko, Kenneth L. Wright
-
Publication number: 20130151867Abstract: A technique for memory command throttling in a partitioned memory subsystem includes accepting, by a master memory controller included in multiple memory controllers, a synchronization command. The synchronization command includes command data that includes an associated synchronization indication (e.g., a synchronization bit or bits) for each of the multiple memory controllers and each of the multiple memory controllers controls a respective partition of the partitioned memory subsystem. In response to receiving the synchronization command, the master memory controller forwards the synchronization command to the multiple memory controllers. In response to receiving the forwarded synchronization command each of the multiple memory controllers de-asserts an associated status bit. In response to receiving the forwarded synchronization command, each of the multiple memory controllers determines whether the associated synchronization indication is asserted.Type: ApplicationFiled: December 8, 2011Publication date: June 13, 2013Applicant: International Business Machines CorporationInventors: John S. Dodson, Karthick Rajamani, Eric E. Retter, Kenneth L. Wright
-
Publication number: 20130111103Abstract: A memory configured to provide a write requestor with a direct write programming interface to a disk device. A first persistent memory is configured for designating at least a portion its memory locations as central processing unit (CPU) load storable memory. The first persistent memory is also configured for receiving write data from the write requestor, for storing the write data in the CPU load storable memory, and for returning a write completion message to the write requestor in response to the storing completing. The memory also includes a second persistent memory that includes the disk device, and a controller in communication with the first and second persistent memories. The controller is configured for detecting the storing of the write data to the CPU load storable memory and for copying the write data to the second persistent memory in response to detecting the storing of the write data.Type: ApplicationFiled: October 28, 2011Publication date: May 2, 2013Applicant: INTERNATIONAL BUSINESS CORPORATIONInventors: John S. Dodson, Randal C. Swanberg
-
Publication number: 20120206984Abstract: A method for performing refresh operations is disclosed. In response to a completion of a memory operation, a determination is made whether or not a refresh backlog count is greater than a first predetermined value. In a determination that the refresh backlog count is greater than the first predetermined value, a refresh operation is performed as soon as possible. In a determination that the refresh backlog count is not greater than the first predetermined value, a refresh operation is performed after a delay of an idle count value.Type: ApplicationFiled: April 23, 2012Publication date: August 16, 2012Applicant: IBM CORPORATIONInventors: JOHN S. DODSON, BENJIMAN L. GOODMAN, HILLERY C. HUNTER, STEVEN POWELL, JEFFREY A. STUECHELI
-
Publication number: 20120144105Abstract: A method for performing refresh operations is disclosed. In response to a completion of a memory operation, a determination is made whether or not a refresh backlog count is greater than a first predetermined value. In a determination that the refresh backlog count is greater than the first predetermined value, a refresh operation is performed as soon as possible. In a determination that the refresh backlog count is not greater than the first predetermined value, a refresh operation is performed after a delay of an idle count value.Type: ApplicationFiled: December 3, 2010Publication date: June 7, 2012Applicant: IBM CorporationInventors: John S. Dodson, Benjiman L. Goodman, Hillery C. Hunter, Stephen Powell, Jeffrey A. Stuecheli
-
Publication number: 20110320881Abstract: Isolation of faulty links in a transmission medium including a method that includes receiving an atomic data unit via a multi-link transmission medium that has a plurality of transmission links An error condition is detected and it is determined that the error condition is isolated to a single transmission link. It is determined if the single transmission link has been isolated previously as a failing transmission link a specified number of times within an interval specified by a timer. If the single transmission link has been isolated previously as a failing transmission link a specified number of times within an interval specified by a timer then: identifying the single transmission link as a faulty transmission link; resetting the timer; and outputting an identifier of the single transmission link.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John S. Dodson, Frank D. Ferraiolo, Michele M. Franceschini, Kevin C. Gower, Lisa C. Gower, Ashish Jagmohan, Luis A. Lastras-Montano, Kenneth L. Wright
-
Patent number: 5623694Abstract: A data processing system includes one or more processing units, a memory subsystem, and one or more input/output channel controllers, wherein each of the input/output channel controllers include the capability of speculative input/output execution. The speculative I/O execution technique according to the present invention may include several options. The speculative execution in the IOCC begins after receiving a raw address even though the operation can still be remotely retried. The programmed I/O latency time is reduced significantly due to the early speculative commencement of the IOCC operation. The IOCC may have to abort the speculative operation if a remote flow control retry is received. If, however, no retry is received then significant time is saved because the speculative operation proceeds.Type: GrantFiled: October 3, 1994Date of Patent: April 22, 1997Assignee: International Business Machines CorporationInventors: Ravi K. Arimilli, John S. Dodson, Jerry D. Lewis
-
Patent number: 5613153Abstract: An I/O channel controller implements coherency and synchronization mechanisms, which allow the I/O channel controller to provide fully coherent direct memory access operations on a multiprocessor system bus, without implementing a retry protocol. This is made possible by performing delayed cache invalidates for real-time cache coherency conflicts between processors and I/O devices. Furthermore, I/O DMA writes occur real-time to the memory system and without the traditional Read With Intent to Modify (RWITM) operations. Completion of PIO operations has been coupled to the completion of I/O DMA writes operations in order to provide "seamless" I/O synchronization with respect to processor execution. An IOCC implementation has been described which benefits from those techniques by significantly reducing design complexity.Type: GrantFiled: October 3, 1994Date of Patent: March 18, 1997Assignee: International Business Machines CorporationInventors: Ravi K. Arimilli, John S. Dodson, Guy L. Guthrie, Jerry D. Lewis
-
Patent number: 5548797Abstract: An input/output channel controller includes a storage array for temporarily storing data and multiple clocks to access or update the data. One or more array clock signals are generated from a system clock combined with other clock signals to generate a single clock signal which is positioned in time by a clock positioning circuit to accommodate circuit throughput delay variations and to effectively reduce hold time to zero. Storage arrays may be clocked at significantly higher frequencies and arrays may have multiple gated clocks without incurring the hold time problems.Type: GrantFiled: October 3, 1994Date of Patent: August 20, 1996Assignee: International Business Machines CorporationInventors: Ravi K. Arimilli, John S. Dodson, Jerry D. Lewis
-
Patent number: 4529305Abstract: Method and apparatus for examining a gemstone to determine a parameter thereof. A thin beam of light is projected onto the stone, the beam is moved relative to the stone, the position where the beam strikes the stone is sensed in a direction different from that in which the beam is projected, and a parameter is determined making use of information derived from such sensing.Type: GrantFiled: July 6, 1982Date of Patent: July 16, 1985Inventors: Walter T. Welford, Andrew D. G. Stewart, John S. Dodson
-
Patent number: 4417564Abstract: A rough gem stone is centered by mounting the stone on a dop, providing an image of the stone, as seen normal to the axis, providing a reference shape which corresponds to the shape of a cut stone, and superimposing the stone image and the reference shape, altering the size of one relative to the other until the reference shape corresponds to the stone that can be cut from the rough stone, and altering the position of the rough stone until the stone image registers correctly with the reference shape. In a method of working the stone, the final radial dimension to which the stone is to be worked is estimated and is used for terminating working when the actual radial dimension reaches the corresponding value.Type: GrantFiled: June 1, 1981Date of Patent: November 29, 1983Inventors: John C. Lawrence, Andrew D. G. Stewart, John S. Dodson