Patents by Inventor Jonathan Byrn
Jonathan Byrn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12026224Abstract: Methods, apparatus, systems and articles of manufacture to reconstruct scenes using convolutional neural networks are disclosed. An example apparatus includes a sensor data acquirer to acquire ground truth data representing an environment, an environment detector to identify an environmental characteristic of the environment, a synthetic database builder to apply noise to the ground truth data to form a training set, a model builder to train a machine learning model using the training set and the ground truth data, and a model adjustor to modify the machine learning model to include residual OR-gate connections intermediate respective layers of the machine learning model. The synthetic database builder is further to store the machine learning model in association with the environmental characteristic of the environment.Type: GrantFiled: November 20, 2020Date of Patent: July 2, 2024Assignee: Movidius Ltd.Inventors: Alessandro Palla, Jonathan Byrne, David Moloney
-
Patent number: 11929802Abstract: An unmanned aerial vehicle can be configured to adjust a beam direction, provide path information, act as a base station, act as a cluster head, include an improved directional antenna or array of directional antennas, communicate in a collaboration using belief propagation, receive communications from a serving station aiding in navigation or improved signal performance, or the like.Type: GrantFiled: November 27, 2019Date of Patent: March 12, 2024Assignee: Apple Inc.Inventors: Feng Xue, Mustafa Akdeniz, Seong-Youp John Suh, Shu-Ping Yeh, Eduardo Alban, Philippe Auzas, Jonathan Byrne, Mark Davis, David Gomez Gutierrez, Timo Huusari, Bradley Alan Jackson, Ranganadh Karella, Sreenivas Kasturi, Mengkun Ke, Ching-Yu Liao, Tiefeng Shi, Daniel Tong, Candy Yiu
-
Patent number: 11900649Abstract: Methods, systems, articles of manufacture and apparatus to generate digital scenes are disclosed. An example apparatus to generate labelled models includes a map builder to generate a three-dimensional (3D) model of an input image, a grouping classifier to identify a first zone of the 3D model corresponding to a first type of grouping classification, a human model builder to generate a quantity of placeholder human models corresponding to the first zone, a coordinate engine to assign the quantity of placeholder human models to respective coordinate locations of the first zone, the respective coordinate locations assigned based on the first type of grouping classification, a model characteristics modifier to assign characteristics associated with an aspect type to respective ones of the quantity of placeholder human models, and an annotation manager to associate the assigned characteristics as label data for respective ones of the quantity of placeholder human models.Type: GrantFiled: June 28, 2022Date of Patent: February 13, 2024Assignee: Movidius LimitedInventors: Kevin Lee, Anton Shmatov, Jonathan Byrne, David Moloney
-
Publication number: 20230108018Abstract: The invention provides a hydrolytically stabilised phosphite composition, comprising: a. a phosphite antioxidant which is a liquid at ambient conditions and comprises a blend of at least two different phosphites of Formula I: wherein R1, R2 and R3 are independently selected alkylated aryl groups of Formula II: wherein R4, R5 and R6 are independently selected from the group consisting of hydrogen and C1 to C6 alkyl, provided that at least one of R4, R5 and R6 in each phosphite is selected from the group consisting of tert-butyl and/or tert-pentyl; and b. a nitrogen-containing compound comprising a nitrogen atom, wherein the nitrogen atom: i. has a pKaH value of from about 7 to about 11; and ii. is sp3 hybridised, and wherein the nitrogen-containing compound is absent any labile protons.Type: ApplicationFiled: March 11, 2021Publication date: April 6, 2023Inventors: Jonathan Hill, Jonathan Byrne
-
Publication number: 20230007970Abstract: Methods, systems, articles of manufacture and apparatus to generate digital scenes are disclosed. An example apparatus to generate labelled models includes a map builder to generate a three-dimensional (3D) model of an input image, a grouping classifier to identify a first zone of the 3D model corresponding to a first type of grouping classification, a human model builder to generate a quantity of placeholder human models corresponding to the first zone, a coordinate engine to assign the quantity of placeholder human models to respective coordinate locations of the first zone, the respective coordinate locations assigned based on the first type of grouping classification, a model characteristics modifier to assign characteristics associated with an aspect type to respective ones of the quantity of placeholder human models, and an annotation manager to associate the assigned characteristics as label data for respective ones of the quantity of placeholder human models.Type: ApplicationFiled: June 28, 2022Publication date: January 12, 2023Inventors: Kevin Lee, Anton Shmatov, Jonathan Byrne, David Moloney
-
Patent number: 11393228Abstract: Methods, systems, articles of manufacture and apparatus to generate digital scenes are disclosed. An example apparatus to generate labelled models includes a map builder to generate a three-dimensional (3D) model of an input image, a grouping classifier to identify a first zone of the 3D model corresponding to a first type of grouping classification, a human model builder to generate a quantity of placeholder human models corresponding to the first zone, a coordinate engine to assign the quantity of placeholder human models to respective coordinate locations of the first zone, the respective coordinate locations assigned based on the first type of grouping classification, a model characteristics modifier to assign characteristics associated with an aspect type to respective ones of the quantity of placeholder human models, and an annotation manager to associate the assigned characteristics as label data for respective ones of the quantity of placeholder human models.Type: GrantFiled: March 28, 2019Date of Patent: July 19, 2022Assignee: Movidius LimitedInventors: Kevin Lee, Anton Shmatov, Jonathan Byrne, David Moloney
-
Publication number: 20210027044Abstract: Methods, systems, articles of manufacture and apparatus to generate digital scenes are disclosed. An example apparatus to generate labelled models includes a map builder to generate a three-dimensional (3D) model of an input image, a grouping classifier to identify a first zone of the 3D model corresponding to a first type of grouping classification, a human model builder to generate a quantity of placeholder human models corresponding to the first zone, a coordinate engine to assign the quantity of placeholder human models to respective coordinate locations of the first zone, the respective coordinate locations assigned based on the first type of grouping classification, a model characteristics modifier to assign characteristics associated with an aspect type to respective ones of the quantity of placeholder human models, and an annotation manager to associate the assigned characteristics as label data for respective ones of the quantity of placeholder human models.Type: ApplicationFiled: March 28, 2019Publication date: January 28, 2021Inventors: Kevin Lee, Anton Shmatov, Jonathan Byrne, David Moloney
-
Patent number: 8415714Abstract: Programmable nanotube interconnect is disclosed. In one embodiment, a method includes forming a interconnect layer using a plurality of nanotube structures, and automatically altering a route of an integrated circuit based on an electrical current applied to at least one of the plurality of nanotube structures in the interconnect layer. Neighboring interconnect layers separated by planar vias may include communication lines that are perpendicularly oriented with respect to each of the neighboring interconnect layers. The nanotube structure may be chosen from a group comprising a polymer, carbon, and a composite material. A carbon nanotube film may be patterned in a metal layer to form the plurality of nanotube structures. A sputtered planar process may be performed across a trench of electrodes to create the carbon nanotube structures.Type: GrantFiled: January 15, 2009Date of Patent: April 9, 2013Assignee: LSI CorporationInventor: Jonathan Byrn
-
Patent number: 8209573Abstract: A sequential element having a master stage and a slave stage and a method of testing an IC having a scan chain and an IC. In one embodiment, the sequential element includes an input scan multiplexor configured to place the sequential element in a functional mode or a scan mode in response to a scan enable input and a scan out driver coupled to the slave stage and configured to provide a scan out signal when the sequential element is in the scan mode, the scan out driver coupled to an inverted scan enable input for a negative voltage supply.Type: GrantFiled: December 22, 2008Date of Patent: June 26, 2012Assignee: LSI CorporationInventors: Jeff S. Brown, Mark F. Turner, Jonathan Byrn
-
Publication number: 20120065919Abstract: A radiation sensor for an integrated circuit (IC), a radiation sensing method and an IC incorporating the sensor or the method. In one embodiment, the radiation sensor includes: (1) a built-in self-test (BIST) controller configured to provide BIST with respect to main IC circuitry of the IC and (2) a radiation sensor controller coupled to the main IC circuitry and the BIST controller and configured to identify temporarily inactive portions of the main IC circuitry and cause the BIST controller to perform at least one BIST with respect to at least one of the portions, the at least one of the portions acting as a radiation target.Type: ApplicationFiled: September 14, 2010Publication date: March 15, 2012Applicant: LSI CorporationInventors: Jeff S. Brown, Jonathan Byrn, Mark F. Turner
-
Patent number: 8135976Abstract: A modulated clock, a method of providing a modulated clock signal, an integrated circuit including a modulated clock and a library of cells including a modulated clock. In one embodiment, the modulated clock includes (1) a clock controller configured to generate a digital control stream and (2) clock logic circuitry having a first input configured to receive a clock signal and a second input configured to receive the digital control stream. The clock logic circuitry is configured to provide a modulated clock signal in response to the clock signal and the digital control stream, wherein the modulated clock signal has an effective frequency that differs from the first frequency.Type: GrantFiled: December 17, 2008Date of Patent: March 13, 2012Assignee: LSI CorporationInventors: Jeff S. Brown, Mark F. Turner, Jonathan Byrn, Paul Dorweiler
-
Patent number: 8017512Abstract: Efficient power management method in integrated circuit through a nanotube structure is disclosed. In one embodiment, a method includes patterning a nanotube structure adjacent to a transistor layer of an integrated circuit. The transistor layer may be above a semiconductor substrate. The transistor layer above the semiconductor substrate may comprise a plurality of transistors. The method also includes supplying power to the plurality of transistors through one or more power sources. In addition, the method includes coupling the plurality of transistors in the transistor layer to the one or more power sources based on a state of the nanotube structure.Type: GrantFiled: October 27, 2010Date of Patent: September 13, 2011Assignee: LSI CorporationInventor: Jonathan Byrn
-
Publication number: 20110039398Abstract: Efficient power management method in integrated circuit through a nanotube structure is disclosed. In one embodiment, a method includes patterning a nanotube structure adjacent to a transistor layer of an integrated circuit. The transistor layer may be above a semiconductor substrate. The transistor layer above the semiconductor substrate may comprise a plurality of transistors. The method also includes supplying power to the plurality of transistors through one or more power sources. In addition, the method includes coupling the plurality of transistors in the transistor layer to the one or more power sources based on a state of the nanotube structure.Type: ApplicationFiled: October 27, 2010Publication date: February 17, 2011Applicant: LSI CorporationInventor: JONATHAN BYRN
-
Patent number: 7847285Abstract: Configurable power segmentation using a nanotube structure is disclosed. In one embodiment, a method includes patterning a nanotube structure adjacent to a transistor layer in an integrated circuit, and coupling a power region in the transistor layer to at least one power source based on a state of the nanotube structure. Nanotube material may be sputtered over a plurality of layers to form the nanotube structure. The nanotube structure may be curved to flex to a conductive surface when a current is applied to the nanotube structure. The power region may be coupled with at least two power sources that are concatenated together to provide cascaded current to the power region. One or more power regions in the integrated circuit may be enable based on the patterning the nanotube structure and the coupling of the power region to at least one power source.Type: GrantFiled: November 23, 2005Date of Patent: December 7, 2010Assignee: LSI CorporationInventor: Jonathan Byrn
-
Patent number: 7755111Abstract: Programmable power management using a nanotube structure is disclosed. In one embodiment, a method includes coupling a nanotube structure of an integrated circuit to a conductive surface when a command is processed, and enabling a group of transistors of the integrated circuit based on the coupling the nanotube structure to the conductive surface. A current may be applied to the nanotube structure to couple the nanotube structure to the conductive surface. The nanotube structure may be formed from a material chosen from one or more of a polymer, carbon, and a composite material. The group of transistors may be enabled during an activation sequence of the integrated circuit. In addition, one or more transistors of the group of transistors may be disengaged from the one or more power sources (e.g., to minimize leakage) when the nanotube structure is decoupled from the conductive surface.Type: GrantFiled: December 16, 2009Date of Patent: July 13, 2010Assignee: LSI CorporationInventor: Jonathan Byrn
-
Publication number: 20100162058Abstract: Disclosed herein is a sequential element having a master stage and a slave stage and a method of testing an IC having a scan chain and an IC. In one embodiment, the sequential element includes: (1) an input scan multiplexor configured to place the sequential element in a functional mode or a scan mode in response to a scan enable input and (2) a scan out driver coupled to the slave stage and configured to provide a scan out signal when the sequential element is in the scan mode, the scan out driver coupled to an inverted scan enable input for a negative voltage supply.Type: ApplicationFiled: December 22, 2008Publication date: June 24, 2010Applicant: LSI CorporationInventors: Jeff S. Brown, Mark F. Turner, Jonathan Byrn
-
Publication number: 20100150271Abstract: A modulated clock, a method of providing a modulated clock signal, an integrated circuit including a modulated clock and a library of cells including a modulated clock. In one embodiment, the modulated clock includes (1) a clock controller configured to generate a digital control stream and (2) clock logic circuitry having a first input configured to receive a clock signal and a second input configured to receive the digital control stream. The clock logic circuitry is configured to provide a modulated clock signal in response to the clock signal and the digital control stream, wherein the modulated clock signal has an effective frequency that differs from the first frequency.Type: ApplicationFiled: December 17, 2008Publication date: June 17, 2010Applicant: LSI CorporationInventors: Jeff S. Brown, Mark F. Turner, Jonathan Byrn, Paul Dorweiler
-
Publication number: 20100090253Abstract: Programmable power management using a nanotube structure is disclosed. In one embodiment, a method includes coupling a nanotube structure of an integrated circuit to a conductive surface when a command is processed, and enabling a group of transistors of the integrated circuit based on the coupling the nanotube structure to the conductive surface. A current may be applied to the nanotube structure to couple the nanotube structure to the conductive surface. The nanotube structure may be formed from a material chosen from one or more of a polymer, carbon, and a composite material. The group of transistors may be enabled during an activation sequence of the integrated circuit. In addition, one or more transistors of the group of transistors may be disengaged from the one or more power sources (e.g., to minimize leakage) when the nanotube structure is decoupled from the conductive surface.Type: ApplicationFiled: December 16, 2009Publication date: April 15, 2010Inventor: JONATHAN BYRN
-
Patent number: 7655548Abstract: Programmable power management using a nanotube structure is disclosed. In one embodiment, a method includes coupling a nanotube structure of an integrated circuit to a conductive surface when a command is processed, and enabling a group of transistors of the integrated circuit based on the coupling the nanotube structure to the conductive surface. A current may be applied to the nanotube structure to couple the nanotube structure to the conductive surface. The nanotube structure may be formed from a material chosen from one or more of a polymer, carbon, and a composite material. The group of transistors may be enabled during an activation sequence of the integrated circuit. In addition, one or more transistors of the group of transistors may be disengaged from the one or more power sources (e.g., to minimize leakage) when the nanotube structure is decoupled from the conductive surface.Type: GrantFiled: November 23, 2005Date of Patent: February 2, 2010Assignee: LSI CorporationInventor: Jonathan Byrn
-
Publication number: 20090189196Abstract: Programmable nanotube interconnect is disclosed. In one embodiment, a method includes forming a interconnect layer using a plurality of nanotube structures, and automatically altering a route of an integrated circuit based on an electrical current applied to at least one of the plurality of nanotube structures in the interconnect layer. Neighboring interconnect layers separated by planar vias may include communication lines that are perpendicularly oriented with respect to each of the neighboring interconnect layers. The nanotube structure may be chosen from a group comprising a polymer, carbon, and a composite material. A carbon nanotube film may be patterned in a metal layer to form the plurality of nanotube structures. A sputtered planar process may be performed across a trench of electrodes to create the carbon nanotube structures.Type: ApplicationFiled: January 15, 2009Publication date: July 30, 2009Inventor: JONATHAN BYRN