Patents by Inventor Jonathan P. Comeau

Jonathan P. Comeau has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10320093
    Abstract: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be preprogrammed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
    Type: Grant
    Filed: August 31, 2016
    Date of Patent: June 11, 2019
    Assignee: ANOKIWAVE, INC.
    Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
  • Publication number: 20190109101
    Abstract: A phased array has a laminar substrate, a plurality of elements on the laminar substrate forming a patch phased array, and integrated circuits on the laminar substrate. Each integrated circuit is a high frequency integrated circuit configured to control receipt and/or transmission of signals by the plurality of elements in the patch phased array. In addition, each integrated circuit has a substrate side coupled with the laminar substrate, and a back side. The phased array also has a plurality of heat sinks. Each integrated circuit is coupled with at least one of the heat sinks. At least one of the integrated circuits has a thermal interface material in conductive thermal contact with its back side. The thermal interface material thus is between the at least one integrated circuit and one of the heat sinks. Preferably, the thermal interface material has a magnetic loss tangent value of between 0.5 and 4.5.
    Type: Application
    Filed: October 5, 2018
    Publication date: April 11, 2019
    Inventors: Gaurav Menon, Jonathan P. Comeau, Nitin Jain
  • Publication number: 20190109364
    Abstract: An integrated circuit system has a die with first and second sides, and contains high frequency circuitry operating at mm-wave frequencies. The system also has a plurality of interfaces (on the first side) in electrical communication with the high frequency circuitry, and a heat sink having a bottom surface with a first region and an aperture region. The first region is in physical and conductive contact with the die, while the aperture region forms a concavity with an inner concave surface that is spaced from the die.
    Type: Application
    Filed: October 5, 2018
    Publication date: April 11, 2019
    Inventors: Gaurav Menon, Jonathan P. Comeau, Andrew Street, Scott Mitchell, Robert J. McMorrow, Christopher Jones
  • Publication number: 20180062274
    Abstract: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be preprogrammed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
    Type: Application
    Filed: August 31, 2016
    Publication date: March 1, 2018
    Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
  • Patent number: 9577328
    Abstract: A frequency conversion circuit having a plurality of N signal channels, each being fed an input signal and a train of pluses having a period T and a duty cycle T/N. Each channel includes: a sampler coupled the input signal and being responsive to sampling signals; and a controllable time delay for producing the train of sampling signals in response to the train of pulses, the time delay imparting a time delay to the pulses in accordance with a time delay command signal fed to the time delay. Each one of the sampling signals is produced by the time delay in each one of the channels with the period T and the duty cycle T/N with the sampling signals in one of the trains of the sampling signals being delayed with respect to the sampling signals in another one of the trains the sampling signals a time T/N.
    Type: Grant
    Filed: April 18, 2014
    Date of Patent: February 21, 2017
    Assignee: RAYTHEON COMPANY
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Anthony Kopa
  • Patent number: 9431997
    Abstract: An interfering signal canceller for cancelling an interfering signal component of an input signal includes a voltage sensor element disposed in a primary path and fed by the input signal, a coupler disposed in the primary path and fed by the voltage sensor element, a Hartley image-reject element disposed in an auxiliary path and fed by the input signal for converting the input signal to an intermediate or baseband frequency signal, a phase slope compensator disposed in the auxiliary path after the Hartley image-reject element to allow broadband phase adjustment of the interfering signal component of a converted input signal, and an inverse Hartley image-reject element disposed in the auxiliary path after the phase phase slope compensator to convert the passed the interfering signal component to the predetermined band of frequencies and having an output fed to the coupler.
    Type: Grant
    Filed: June 12, 2015
    Date of Patent: August 30, 2016
    Assignee: RAYTHEON COMPANY
    Inventors: Jonathan P. Comeau, Robert G. Egri
  • Patent number: 9356045
    Abstract: A semiconductor structure provided having: a dielectric; a non-column III-V doped semiconductor layer disposed over the dielectric; and an isolation barrier comprising column III-V material disposed vertically through the semiconductor layer to the dielectric. In one embodiment, the semiconductor layer is silicon and has CMOS transistors disposed in the semiconductor layer above a first region of the dielectric and a III-V transistor disposed above a different region of the dielectric. The barrier electrically isolates the column III-V transistor from the CMOS transistors. In one embodiment, the structure includes a passive device disposed over the semiconductor layer and a plurality of laterally spaced III-V structures, the III-V structures being disposed under the passive device, the III-V structures passing vertically through the semiconductor layer to the insulating layer.
    Type: Grant
    Filed: June 10, 2013
    Date of Patent: May 31, 2016
    Assignee: RAYTHEON COMPANY
    Inventors: Jonathan P. Comeau, Jeffrey R. LaRoche, John P. Bettencourt
  • Patent number: 9329255
    Abstract: An antenna array includes a plurality of antenna elements. The antenna elements include layers of dielectric material; an antenna inlaid in a top layer of the dielectric material so a surface of the antenna is substantially parallel to an outer surface of the top layer of dielectric material; and a conductive balun, coupled to the antenna, and embedded in one or more layers of the dielectric material. The antenna array is operative to receive signals from V to W frequency band transmissions generated by a heat source.
    Type: Grant
    Filed: June 24, 2013
    Date of Patent: May 3, 2016
    Assignee: Raytheon Company
    Inventors: Amedeo Larussi, Michael A. Gritz, Jonathan P. Comeau
  • Patent number: 9306607
    Abstract: Embodiments of a wideband interference mitigation (IM) system with negative group delay (NGD) compensation and method for wideband interference cancellation are generally described herein. In some embodiments, the wideband IM system may include first frequency-selective circuitry to capture interfering signals within a bandwidth of interest from a primary signal path after removal of a desired signal, cancellation circuitry to implement a negative group delay (NGD) on output signals from the first frequency-selective circuitry to generate negative group-delayed signals, and second frequency-selective circuitry to generate interference cancellation signals from the negative group-delayed signals for combining with signals from the primary signal path.
    Type: Grant
    Filed: October 18, 2013
    Date of Patent: April 5, 2016
    Assignee: Raytheon BBN Technologies Corp.
    Inventors: Robert Gyorgy Egri, Jonathan P. Comeau
  • Publication number: 20150303567
    Abstract: A frequency conversion circuit having a plurality of N signal channels, each being fed an input signal and a train of pluses having a period T and a duty cycle T/N. Each channel includes: a sampler coupled the input signal and being responsive to sampling signals; and a controllable time delay for producing the train of sampling signals in response to the train of pulses, the time delay imparting a time delay to the pulses in accordance with a time delay command signal fed to the time delay. Each one of the sampling signals is produced by the time delay in each one of the channels with the period T and the duty cycle T/N with the sampling signals in one of the to trains of the sampling signals being delayed with respect to the sampling signals in another one of the trains the sampling signals a time T/N.
    Type: Application
    Filed: April 18, 2014
    Publication date: October 22, 2015
    Applicant: RAYTHEON COMPANY
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Anthony Kopa
  • Publication number: 20150303962
    Abstract: A frequency conversion circuit having a plurality of N signal channels, each being fed an input signal and a train of pluses having a period T and a duty cycle T/N. Each signal channel includes: a column III-V semiconductor sampler coupled the input signal and being responsive to sampling signals; and a column IV semiconductor controllable time delay for producing the train of sampling signals in response to a train of pulses produced on the column IV semiconductor, the time delay imparting a time delay to the pulses in accordance with a time delay command signal fed to the time delay. Each one of the sampling signals is produced by the time delay in each one of the channels with the period T and the duty cycle T/N with the sampling signals in one of the trains of the sampling signals being delayed with respect to the sampling signals in another one of the trains the sampling signals a time T/N.
    Type: Application
    Filed: April 18, 2014
    Publication date: October 22, 2015
    Applicant: RAYTHEON COMPANY
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Anthony Kopa
  • Patent number: 9154173
    Abstract: A frequency conversion circuit having a plurality of N signal channels, each being fed an input signal and a train of pluses having a period T and a duty cycle T/N. Each signal channel includes: a column III-V semiconductor sampler coupled the input signal and being responsive to sampling signals; and a column IV semiconductor controllable time delay for producing the train of sampling signals in response to a train of pulses produced on the column IV semiconductor, the time delay imparting a time delay to the pulses in accordance with a time delay command signal fed to the time delay. Each one of the sampling signals is produced by the time delay in each one of the channels with the period T and the duty cycle T/N with the sampling signals in one of the trains of the sampling signals being delayed with respect to the sampling signals in another one of the trains the sampling signals a time T/N.
    Type: Grant
    Filed: April 18, 2014
    Date of Patent: October 6, 2015
    Assignee: RAYTHEON COMPANY
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Anthony Kopa
  • Publication number: 20150050904
    Abstract: Embodiments of a wideband interference mitigation (IM) system with negative group delay (NGD) compensation and method for wideband interference cancellation are generally described herein. In some embodiments, the wideband IM system may include first frequency-selective circuitry to capture interfering signals within a bandwidth of interest from a primary signal path after removal of a desired signal, cancellation circuitry to implement a negative group delay (NGD) on output signals from the first frequency-selective circuitry to generate negative group-delayed signals, and second frequency-selective circuitry to generate interference cancellation signals from the negative group-delayed signals for combining with signals from the primary signal path.
    Type: Application
    Filed: October 18, 2013
    Publication date: February 19, 2015
    Applicant: Raytheon BBN Technologies Corp.
    Inventors: Robert Gyorgy Egri, Jonathan P. Comeau
  • Publication number: 20140374616
    Abstract: An antenna array includes a plurality of antenna elements. The antenna elements include layers of dielectric material; an antenna inlaid in a top layer of the dielectric material so a surface of the antenna is substantially parallel to an outer surface of the top layer of dielectric material; and a conductive balun, coupled to the antenna, and embedded in one or more layers of the dielectric material. The antenna array is operative to receive signals from V to W frequency band transmissions generated by a heat source.
    Type: Application
    Filed: June 24, 2013
    Publication date: December 25, 2014
    Inventors: Amedeo Larussi, Michael A. Gritz, Jonathan P. Comeau
  • Publication number: 20140361371
    Abstract: A semiconductor structure provided having: a dielectric; a non-column III-V doped semiconductor layer disposed over the dielectric; and an isolation barrier comprising column III-V material disposed vertically through the semiconductor layer to the dielectric. In one embodiment, the semiconductor layer is silicon and has CMOS transistors disposed in the semiconductor layer above a first region of the dielectric and a III-V transistor disposed above a different region of the dielectric. The barrier electrically isolates the column III-V transistor from the CMOS transistors. In one embodiment, the structure includes a passive device disposed over the semiconductor layer and a plurality of laterally spaced III-V structures, the III-V structures being disposed under the passive device, the III-V structures passing vertically through the semiconductor layer to the insulating layer.
    Type: Application
    Filed: June 10, 2013
    Publication date: December 11, 2014
    Inventors: Jonathan P. Comeau, Jeffrey R. LaRoche, John P. Bellencourt
  • Patent number: 8724739
    Abstract: A phase shifter-attenuator system having: a controller for producing a digital word representative of a predetermined phase shift and attenuation provided to an input signal; and a phase shifter-attenuation section. The phase shifter-attenuation section includes: a phase rotator for providing one of a plurality combinations of phase shifts-attenuation states to the input signal selectively in accordance with one portion of the produced digital word; and an attenuation section for distributing the plurality of combinations of phase shift-attenuation states over a selected range of attenuations, such range being selected in accordance with a second portion of the produced digital word.
    Type: Grant
    Filed: November 9, 2010
    Date of Patent: May 13, 2014
    Assignee: Raytheon Company
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Edward W. Thoenes
  • Patent number: 8600329
    Abstract: An interfering signal canceller has a passive isolation element fed by an input signal in a primary path. A first frequency converter is in an auxiliary path and is fed by an input signal for converting the input signal to an intermediate or baseband signal. A bandpass filter is tuned to the interfering signal component for passing the interfering signal component of the converted input signal and suppressing the desired signal component. A second frequency converter/phase rotator section has a phase rotator fed by a local oscillator signal and a second frequency converter fed by the phase rotator and the bandpass filter. The second frequency converter/phase rotator section convert and phase adjust the passed the interfering signal component and the suppressed desired signal component to the predetermined band of frequencies. A combiner combines signals in the primary signal path and from the second frequency converter/phase rotator section.
    Type: Grant
    Filed: October 4, 2012
    Date of Patent: December 3, 2013
    Assignee: Raytheon Company
    Inventors: Jonathan P. Comeau, Matthew A. Morton
  • Patent number: 8461901
    Abstract: A harmonic rejection mixer having a phase rotator fed by a local oscillator signal. The local oscillator signal has a reference frequency. The phase rotator produces a plurality of output signals, each one of the signals having a common frequency related to the reference frequency and having different relative phase shifts. A plurality of mixer sections, each one of the sections being fed an input signal and a corresponding one of the plurality of output signals mixes the local oscillator signal with the corresponding one of the plurality of output signals fed thereto. A combiner combines the mixer signal from the plurality of mixer sections into a composite output signal. A detector detects energy in a harmonic of the composite signal and for adjusting the output signal of the phase rotator to reduce the selected harmonic of the composite signal.
    Type: Grant
    Filed: February 17, 2012
    Date of Patent: June 11, 2013
    Assignee: Raytheon Company
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Edward Wade Thoenes
  • Patent number: 8319556
    Abstract: An amplifier having an input transmission network with a plurality of input transformers having serially coupled primary windings. Each one of the input transformers has a secondary winding magnetically coupled to a corresponding one of the primary windings. The amplifier includes an output transmission network having a plurality of output transformers having serially coupled secondary windings. Each one of the output transformers has a secondary winding magnetically coupled to a corresponding one of the primary windings. The amplifier includes a plurality of amplifier sections, each one the sections having an input connected to a corresponding one of the secondary windings of the input transformers and an output connected to a corresponding one of the primary windings of the output transformers.
    Type: Grant
    Filed: November 9, 2010
    Date of Patent: November 27, 2012
    Assignee: Raytheon Company
    Inventors: Jonathan P. Comeau, Matthew A. Morton, Edward W. Thoenes
  • Publication number: 20120114076
    Abstract: A phase shifter-attenuator system having: a controller for producing a digital word representative of a predetermined phase shift and attenuation provided to an input signal; and a phase shifter-attenuation section. The phase shifter-attenuation section includes: a phase rotator for providing one of a plurality combinations of phase shifts-attenuation states to the input signal selectively in accordance with one portion of the produced digital word; and an attenuation section for distributing the plurality of combinations of phase shift-attenuation states over a selected range of attenuations, such range being selected in accordance with a second portion of the produced digital word.
    Type: Application
    Filed: November 9, 2010
    Publication date: May 10, 2012
    Applicant: Raytheon Company
    Inventors: Matthew A. Morton, Jonathan P. Comeau, Edward W. Thoenes