Patents by Inventor Jongwook Kye
Jongwook Kye has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9582629Abstract: At least one method disclosed herein involves creating an overall pattern layout for an integrated circuit that is to be manufactured using a self-aligned double patterning (SADP) process, forming a first metal feature having a first width on a first track of a metal layer using the SADP process, forming a second metal feature having a second width on a second track of the metal layer. The second track is adjacent to the first track. The method also includes forming an electrical connection between the first metal feature and the second metal feature to provide an effectively single metal pattern having a third width that is the sum of the first and second widths, rendering the first and second features decomposable using the SADP process; and decomposing the overall pattern layout with the first and second metal features into a mandrel mask pattern and a block mask pattern.Type: GrantFiled: April 4, 2014Date of Patent: February 28, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Li Yang, Jongwook Kye
-
Patent number: 9536035Abstract: Embodiments described herein provide approaches for improved circuit routing using a wide-edge pin. Specifically, provided is an integrated circuit (IC) device comprising a standard cell having a first metal layer (M1) pin coupled to a second metal layer (M2) wire at a via. The M1 pin has a width greater than a width of the via sufficient to satisfy an enclosure rule for the via, while the M1 pin extends vertically past the via a distance substantially equal to or greater than zero. This layout increases the number of available pin access points within the standard cell and thus improves routing efficiency and chip size.Type: GrantFiled: July 27, 2015Date of Patent: January 3, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Juhan Kim, Jongwook Kye, Mahbub Rashed
-
Patent number: 9536778Abstract: Self-aligned double patterning processes to produce metal route between and connecting conductive lines are disclosed. Embodiments include forming a hard mask over a dielectric layer; forming a patterning template including plural parallel linear elements on the hard mask, wherein said hard mask is exposed between adjacent parallel linear elements; forming a block mask covering a portion of said adjacent parallel linear elements and spaces therebetween; etching exposed portions of said hard mask through said block mask and said patterning template defining plural parallel lines; removing said block mask and said patterning template; forming a cut mask above said hard mask to define an opening perpendicular to and connecting two adjacent parallel lines; etching said hard mask through said cut mask and removing the cut mask; etching recesses in the dielectric layer through said hard mask; removing the hard mask; and filling said recesses with a conductive material.Type: GrantFiled: April 6, 2015Date of Patent: January 3, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Jongwook Kye, Harry J Levinson
-
Publication number: 20160378906Abstract: Methods for performing design rule checking of a circuit design are provided. The methods include, for instance: providing a circuit design for an integrated circuit layer, in which the circuit design includes a plurality of design lines oriented in a particular direction; and automatically performing a design rule check of the circuit design, which may include forming a verification pattern for the circuit design, the verification pattern comprising a plurality of verification lines and a plurality of verification regions, wherein one or more verification regions are associated with and connected to one verification line of the plurality of verification lines, and checking the verification pattern for any verification line overlapping a verification region. The circuit design may be considered to fail the design rule check if an end of one verification line overlaps any verification region associated with another verification line of the verification pattern.Type: ApplicationFiled: February 10, 2016Publication date: December 29, 2016Applicant: GLOBALFOUNDRIES Inc.Inventors: Lei YUAN, Jongwook KYE, Harry J. LEVINSON
-
Patent number: 9519745Abstract: A method and apparatus for an assisted metal routing is disclosed. Embodiments may include: determining an initial block mask having a first inner vertex for forming a metal routing layer of an integrated circuit (IC); adding an assistant metal portion within the metal routing layer; and determining a modified block mask based on the assistant metal portion for forming the metal routing layer.Type: GrantFiled: October 24, 2014Date of Patent: December 13, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Irene Lin, Jongwook Kye, Mahbub Rashed
-
Publication number: 20160336183Abstract: At least one method, apparatus and system disclosed herein for processing a semiconductor wafer using a continuous active area design for manufacturing a finFET device. A first gate structure of a continuous active area design is formed in a first layer of the wafer. A first hard mask layer is deposited. A portion of the first hard mask layer is removed based upon a first trench silicide (TS) pattern and a second TS pattern. A full stripe first trench silicide (TS) structure and a second TS structure are formed. A first TS capping layer is deposited above the first TS structure and a second TS capping. The first TS capping layer is removed and a source/drain contact structure (CA) is formed above the first TS structure in a second layer of the semiconductor wafer. A gate contact structure (CB) is formed above the gate structure in the second layer.Type: ApplicationFiled: May 14, 2015Publication date: November 17, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Jongwook Kye, Mahbub Rashed
-
Publication number: 20160335389Abstract: At least one method, apparatus and system disclosed involves circuit layout for an integrated circuit device. A design for an integrated circuit device is received. The design comprises a functional cell. A first substitute functional cell for a first value of shift of a set of routing tracks respective to the boundary of the functional cell is provided. The first substitute functional cell comprises at least one pin moved by an amount of the first value. A determination is made as to whether an amount of shift of the set of routing tracks corresponds to the first value. The functional cell is replaced with the first substitute functional cell in response to a determination that the amount of shift of the set of routing tracks corresponds to the first value.Type: ApplicationFiled: May 14, 2015Publication date: November 17, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Yan Wang, Chenchen Wang, Jongwook Kye
-
Patent number: 9472464Abstract: Methods for processes to form and use merged spacers in fin generation and the resulting devices are disclosed. Embodiments include providing first and second mandrels separated from each other across adjacent cells on a Si layer; forming first and second dummy-spacers and third and fourth dummy-spacers on opposite sides of the first and second mandrels, respectively; removing, through a block-mask, the first and fourth dummy spacers and a portion of the second and third dummy-spacers; forming first spacers on each exposed side of the mandrels and in between the second and third dummy-spacers, forming a merged spacer; removing the mandrels; removing a section of the merged-spacer; forming second spacers on all exposed sides of the first spacers and the merged-spacer; removing the merged-spacer and the first spacers; removing exposed sections of the Si layer through the second spacers; and removing the second spacers to reveal Si fins.Type: GrantFiled: March 4, 2016Date of Patent: October 18, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jia Zeng, Lei Yuan, Youngtag Woo, Yan Wang, Jongwook Kye
-
Patent number: 9466604Abstract: Methods for utilizing metal segments of an additional metal layer as landing pads for vias and also as local interconnects between contacts in an IC device and resulting devices are disclosed. Embodiments include forming source/drain and gate contacts connected to transistors on a substrate in an integrated circuit device, each contact having an upper surface with a first area; forming metal segments in a plane at the upper surface of the contacts, each metal segment being in contact with one or more of the contacts and having a second area greater than the first area; and forming one or more vias between one or more of the metal segments and one or more first segments of a first metal layer.Type: GrantFiled: November 13, 2014Date of Patent: October 11, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Youngtag Woo, Myungjun Lee, Ryan Ryoung-Han Kim, Jongwook Kye
-
Publication number: 20160293478Abstract: Self-aligned double patterning processes to produce metal route between and connecting conductive lines are disclosed. Embodiments include forming a hard mask over a dielectric layer; forming a patterning template including plural parallel linear elements on the hard mask, wherein said hard mask is exposed between adjacent parallel linear elements; forming a block mask covering a portion of said adjacent parallel linear elements and spaces therebetween; etching exposed portions of said hard mask through said block mask and said patterning template defining plural parallel lines; removing said block mask and said patterning template; forming a cut mask above said hard mask to define an opening perpendicular to and connecting two adjacent parallel lines; etching said hard mask through said cut mask and removing the cut mask; etching recesses in the dielectric layer through said hard mask; removing the hard mask; and filling said recesses with a conductive material.Type: ApplicationFiled: April 6, 2015Publication date: October 6, 2016Inventors: Lei YUAN, Jongwook KYE, Harry J. LEVINSON
-
Patent number: 9437588Abstract: A dense library architecture using an M0 hand-shake and the method of forming the layout are disclosed. Embodiments include forming first and second active areas on a substrate, at the top and bottom of a cell, separated from each other; forming first through third gate lines perpendicular to the active areas, where the first and third gate lines are dummy gates at the cell edges; forming trench silicide segments on each of the active areas, between the first, second, and third gate lines; forming first and second M1 metal lines between the first and second gate lines and the second and third gate lines, respectively; forming a M0 segment between the first and second active regions perpendicular to the M1 metal lines; forming a CB between the M0 segment and the second gate line; and forming a V0 from the first metal line to the M0 segment.Type: GrantFiled: June 18, 2015Date of Patent: September 6, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jia Zeng, Jongwook Kye, Harry J. Levinson
-
Patent number: 9437481Abstract: One method includes forming a mandrel element above a hard mask layer, forming first and second spacers on the mandrel element, removing the mandrel element, a first opening being defined between the first and second spacers and exposing a portion of the hard mask layer and having a longitudinal axis extending in a first direction, forming a block mask covering a middle portion of the first opening, the block mask having a longitudinal axis extending in a second direction different than the first direction, etching the hard mask layer in the presence of the block mask and the first and second spacers to define aligned first and second line segment openings in the hard mask layer extending in the first direction, etching recesses in a dielectric layer disposed beneath the hard mask layer based on the first and second line segment openings, and filling the recesses with a conductive material.Type: GrantFiled: March 31, 2015Date of Patent: September 6, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Lei Yuan, Jia Zeng, Youngtag Woo, Jongwook Kye
-
Patent number: 9431300Abstract: A method of forming an ultra-regular layout with unidirectional M1 metal line and the resulting device are disclosed. Embodiments include forming first and second vertical gate lines, spaced from and parallel to each other; forming a M1 metal line parallel to and between the first and second gate lines; forming first, second, and third M0 metal segments perpendicular to the M1 metal line; connecting the first M0 metal segment to the M1 metal line and the second gate line; connecting the second M0 metal segment to the first gate line and the second gate line; connecting the third M0 metal segment to the first gate line and the M1 metal line; forming a first gate cut on the first gate line between the second and third M0 metal segments; and forming a second gate cut on the second gate line between the first and second M0 segments.Type: GrantFiled: August 27, 2015Date of Patent: August 30, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jia Zeng, Jongwook Kye, Harry J. Levinson
-
Patent number: 9400863Abstract: Methodologies and an apparatus enabling a generation of color undeterminable polygons in IC designs are disclosed. Embodiments include: determining a plurality of first routes extending horizontally in an IC design, each of the plurality of first routes being placed on one of a plurality of equally spaced vertical positions of the IC design; determining whether a second route overlaps one of the vertical positions of the plurality of equally spaced vertical positions; and selecting a design rule for the second route based on the determination of whether the second route overlaps.Type: GrantFiled: April 15, 2015Date of Patent: July 26, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Soo Han Choi, Li Yang, Jongwook Kye
-
Publication number: 20160163584Abstract: One method includes forming a mandrel element above a hard mask layer, forming first and second spacers on the mandrel element, removing the mandrel element, a first opening being defined between the first and second spacers and exposing a portion of the hard mask layer and having a longitudinal axis extending in a first direction, forming a block mask covering a middle portion of the first opening, the block mask having a longitudinal axis extending in a second direction different than the first direction, etching the hard mask layer in the presence of the block mask and the first and second spacers to define aligned first and second line segment openings in the hard mask layer extending in the first direction, etching recesses in a dielectric layer disposed beneath the hard mask layer based on the first and second line segment openings, and filling the recesses with a conductive material.Type: ApplicationFiled: March 31, 2015Publication date: June 9, 2016Inventors: Lei Yuan, Jia Zeng, Youngtag Woo, Jongwook Kye
-
Publication number: 20160141291Abstract: Methods for utilizing metal segments of an additional metal layer as landing pads for vias and also as local interconnects between contacts in an IC device and resulting devices are disclosed. Embodiments include forming source/drain and gate contacts connected to transistors on a substrate in an integrated circuit device, each contact having an upper surface with a first area; forming metal segments in a plane at the upper surface of the contacts, each metal segment being in contact with one or more of the contacts and having a second area greater than the first area; and forming one or more vias between one or more of the metal segments and one or more first segments of a first metal layer.Type: ApplicationFiled: November 13, 2014Publication date: May 19, 2016Inventors: Youngtag WOO, Myungjun LEE, Ryan Ryoung-Han KIM, Jongwook KYE
-
Patent number: 9330221Abstract: Methods for routing a metal routing layer based on mask design rules and the resulting devices are disclosed. Embodiments may include laying-out continuous metal lines in a semiconductor design layout, and routing, by a processor, a metal routing layer using the continuous metal lines according to placement of cut or block masks based on cut or block mask design rules.Type: GrantFiled: May 23, 2014Date of Patent: May 3, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Jongwook Kye, Harry J. Levinson
-
Publication number: 20160117432Abstract: A method and apparatus for an assisted metal routing is disclosed. Embodiments may include: determining an initial block mask having a first inner vertex for forming a metal routing layer of an integrated circuit (IC); adding an assistant metal portion within the metal routing layer; and determining a modified block mask based on the assistant metal portion for forming the metal routing layer.Type: ApplicationFiled: October 24, 2014Publication date: April 28, 2016Inventors: Lei YUAN, Irene LIN, Jongwook KYE, Mahbub RASHED
-
Patent number: 9324722Abstract: A method of forming metal routing in an IC device utilizing a cut mask in conjunction with a block mask is disclosed. Embodiments include forming a hard-mask layer on an upper surface of a silicon-oxide layer; forming spaced parallel mandrels on an upper surface of the hard-mask; forming spacers on opposite sides of each mandrel, removing the mandrels, forming alternating mandrel and non-mandrel spaces; forming block-mask portions over the mandrel and non-mandrel spaces; removing exposed sections of the hard-mask exposing sections of the silicon-oxide, removing the block-mask portions; forming a cut-mask with openings shorter than the block-mask portions over the upper surface of the hard-mask where the block-mask portions had been; removing the hard-mask through the cut-mask openings, removing the cut-mask; forming cavities in exposed regions of the silicon-oxide; removing the spacers and any remaining hard-mask; and forming metal lines in the cavities.Type: GrantFiled: July 13, 2015Date of Patent: April 26, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Youngtag Woo, Lei Yuan, Jongwook Kye
-
Patent number: 9292647Abstract: A methodology for a modified cell architecture and the resulting devices are disclosed. Embodiments may include determining a first vertical track spacing for a plurality of first routes for an integrated circuit (IC) design, each of the plurality of first routes having a first width, determining a second vertical track spacing for a second route for the IC design, the second route having a second width, and designating a cell vertical dimension for the IC design based on the first and second vertical track spacings.Type: GrantFiled: January 24, 2014Date of Patent: March 22, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Mahbub Rashed, Jongwook Kye