Patents by Inventor Jose De Jesus Pineda De Gyvez
Jose De Jesus Pineda De Gyvez has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11567770Abstract: A human-machine-interface system comprising: register-file-memory, configured to store input-data; a first-processing-element-slice, a second-processing-element-slice, and a controller. Each of the processing-slices comprise: a register configured to store register-data; and a processing-element configured to apply an arithmetic and logic operation on the register-data in order to provide convolution-output-data. The controller is configured to: load input-data from the register-file-memory into the first-register as the first-register-data; and load: (i) input-data from the register-file-memory, or (ii) the first-register-data from the first-register, into the second-register as the second-register-data.Type: GrantFiled: April 3, 2018Date of Patent: January 31, 2023Assignee: NXP B.V.Inventors: Jose de Jesus Pineda de Gyvez, Hamed Fatemi, Gonzalo Moro Pérez, Hendrik Corporaal
-
Publication number: 20220342669Abstract: A processor includes a register file having a plurality of register file addresses, a processing unit, configured to perform processing in accordance with a configuration defined by information stored in the register file, and an instruction sequencer. The instruction sequencer is configured to control the processing unit by retrieving a sequence of instructions from a memory, in which each instruction includes an opcode, and a subset of the instructions includes a data portion. For each instruction in the sequence of instructions, the instruction sequencer performs an action defined by the opcode. The action for the subset of the opcodes includes writing the data portion to a register file address defined by the opcode. The sequence of instructions includes variable length instructions.Type: ApplicationFiled: April 7, 2022Publication date: October 27, 2022Inventors: Paul Wielage, Mathias Martinus van Ansem, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 11461642Abstract: An apparatus for processing a signal for input to a neural network, the apparatus configured to: receive a signal comprising a plurality of samples of an analog signal over time; determine at least one frame comprising a group of consecutive samples of the signal, wherein the or each frame includes a first number of samples; for each frame, determine a set of correlation values comprising a second number of correlation values, the second number less than the first number, each correlation value of the set of correlation values based on an autocorrelation of the frame at a plurality of different time lags; provide an output based on the set of correlation values corresponding to the or each of the frames for a neural network for one or more of classification of the analog signal by the neural network and training the neural network based on a predetermined classification.Type: GrantFiled: September 11, 2019Date of Patent: October 4, 2022Assignee: NXP B.V.Inventors: Jose De Jesus Pineda de Gyvez, Hamed Fatemi, Emad Ayman Taleb Ibrahim
-
Patent number: 11163346Abstract: An electronic device including a power source providing a source voltage, a capacitor, a primary regulator circuit, an always-on load that is active during a low power mode, and a recycle control circuit. The primary regulator circuit receives the source voltage and has an output that maintains a charge on the capacitor during an active mode. The primary regulator circuit does not contribute to a charge on the capacitor during the low power mode. The recycle control circuit includes a select circuit and a select control circuit. The select circuit selects, based on a control signal, between the voltage of the capacitor and at least one supply voltage including or otherwise developed using the source voltage to provide power to the always-on load during the low power mode. The select control circuit provides the control signal to control power provided to the always-on load during the low power mode.Type: GrantFiled: August 31, 2018Date of Patent: November 2, 2021Assignee: NXP B.V.Inventors: Ajay Kapoor, Kristof Blutman, Juan Diego Echeverri Escobar, Jose de Jesus Pineda de Gyvez, Jurgen Geerlings, Hamed Fatemi
-
Patent number: 10942748Abstract: In an embodiment, a method for processing instructions in a microcontroller is disclosed. In the embodiment, the method involves, upon receipt of an interrupt while an instruction is being executed, completing execution of the instruction by a shadow functional unit and, upon servicing the interrupt, terminating re-execution of the instruction and updating a main register file with the result of the execution of the instruction by the shadow functional unit.Type: GrantFiled: July 16, 2015Date of Patent: March 9, 2021Assignee: NXP B.V.Inventors: Surendra Guntur, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez
-
Patent number: 10739846Abstract: An electronic device includes a digital circuit, a power delivery subsystem configured to provide a supply voltage and a body-biasing voltage to the digital circuit, and a controller a controller coupled to the power delivery subsystem. The controller is configured to determine a process parameter for the electronic device, determine a current temperature parameter for the electronic device, concurrently determine a first coarse-grain level for the supply voltage and a second coarse-grain level for the body-biasing voltage based on the process parameter, the current temperature parameter, and a frequency of a clock signal to be supplied to the digital circuit, and to determine a fine-grain level for the supply voltage.Type: GrantFiled: December 11, 2018Date of Patent: August 11, 2020Assignee: NXP B.V.Inventors: Ajay Kapoor, Juan Diego Echeverri Escobar, Kristof Blutman, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 10732698Abstract: A technique for managing power in an embedded processing system includes generating a workload model for the embedded processing system in response to a control signal, an event status signal, and a reference clock signal. The control signal is received from a peripheral device. The event status signal is received from an event processor configured to control execution of tasks by a processor core of the embedded processing system. The technique includes providing power configuration information to the processor core. The power configuration information corresponds to an operating point selected based on the control signal, the event status signal, the reference clock signal, the workload model, and a predetermined energy model.Type: GrantFiled: November 15, 2017Date of Patent: August 4, 2020Assignee: NXP B.V.Inventors: Jose de Jesus Pineda de Gyvez, Hamed Fatemi, Manuele Rusci, Luca Benini, Elisabetta Farella, Davide Rossi
-
Publication number: 20200183486Abstract: An electronic device includes a digital circuit, a power delivery subsystem configured to provide a supply voltage and a body-biasing voltage to the digital circuit, and a controller a controller coupled to the power delivery subsystem. The controller is configured to determine a process parameter for the electronic device, determine a current temperature parameter for the electronic device, concurrently determine a first coarse-grain level for the supply voltage and a second coarse-grain level for the body-biasing voltage based on the process parameter, the current temperature parameter, and a frequency of a clock signal to be supplied to the digital circuit, and to determine a fine-grain level for the supply voltage.Type: ApplicationFiled: December 11, 2018Publication date: June 11, 2020Inventors: Ajay Kapoor, Juan Diego Echeverri Escobar, Kristof Blutman, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Publication number: 20200090040Abstract: An apparatus for processing a signal for input to a neural network, the apparatus configured to: receive a signal comprising a plurality of samples of an analog signal over time; determine at least one frame comprising a group of consecutive samples of the signal, wherein the or each frame includes a first number of samples; for each frame, determine a set of correlation values comprising a second number of correlation values, the second number less than the first number, each correlation value of the set of correlation values based on an autocorrelation of the frame at a plurality of different time lags; provide an output based on the set of correlation values corresponding to the or each of the frames for a neural network for one or more of classification of the analog signal by the neural network and training the neural network based on a predetermined classification.Type: ApplicationFiled: September 11, 2019Publication date: March 19, 2020Inventors: Jose de Jesus Pineda de Gyvez, Hamed Fatemi, Emad Ayman Taleb Ibrahim
-
Publication number: 20200073453Abstract: An electronic device including a power source providing a source voltage, a capacitor, a primary regulator circuit, an always-on load that is active during a low power mode, and a recycle control circuit. The primary regulator circuit receives the source voltage and has an output that maintains a charge on the capacitor during an active mode. The primary regulator circuit does not contribute to a charge on the capacitor during the low power mode. The recycle control circuit includes a select circuit and a select control circuit. The select circuit selects, based on a control signal, between the voltage of the capacitor and at least one supply voltage including or otherwise developed using the source voltage to provide power to the always-on load during the low power mode. The select control circuit provides the control signal to control power provided to the always-on load during the low power mode.Type: ApplicationFiled: August 31, 2018Publication date: March 5, 2020Inventors: Ajay Kapoor, Kristof Blutman, Juan Diego Echeverri Escobar, Jose de Jesus Pineda de Gyvez, Jurgen Geerlings, Hamed Fatemi
-
Publication number: 20190146566Abstract: A technique for managing power in an embedded processing system includes generating a workload model for the embedded processing system in response to a control signal, an event status signal, and a reference clock signal. The control signal is received from a peripheral device. The event status signal is received from an event processor configured to control execution of tasks by a processor core of the embedded processing system. The technique includes providing power configuration information to the processor core. The power configuration information corresponds to an operating point selected based on the control signal, the event status signal, the reference clock signal, the workload model, and a predetermined energy model.Type: ApplicationFiled: November 15, 2017Publication date: May 16, 2019Inventors: Jose de Jesus Pineda de Gyvez, Hamed Fatemi, Manuele Rusci, Luca Benini, Elisabetta Farella, Davide Rossi
-
Patent number: 10270448Abstract: A level shifter circuit is described herein for shifting a signal from a first voltage domain to a second voltage domain. The level shifter circuit includes two current paths between a supply terminal of the first voltage domain and a supply terminal of the second voltage domain. The first and second current paths each include a differential transistor that receives a signal from a pulse generator in a first voltage domain. The pulse generator provides pulses to the differential transistors based on an input signal to be translated to the second voltage domain. The level shifter includes a latch circuit in the second voltage domain that includes two inputs where each input is biased at a node of one of the current paths. Each current path includes a bias transistor whose control terminal receives a compensated biasing voltage for biasing the bias transistor. The compensated biasing voltage is compensated to account for drive strength variation of at least one transistor in each current path.Type: GrantFiled: May 16, 2018Date of Patent: April 23, 2019Assignee: NXP B.V.Inventors: Kristof Blutman, Sebastien Antonius Josephus Fabrie, Juan Diego Echeverri Escobar, Ajay Kapoor, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 10185910Abstract: A control system (100) for controlling a power consumption of an electronic device (300) is provided. The electronic device is adapted to communicate with a reader device via a wireless communication interface. The control system comprises a measuring unit (102) being adapted for measuring an actual field strength of an electromagnetic field provided by the reader device to the control system, a power delivery unit (101) being adapted for delivering power received via the electromagnetic field to the electronic device, and a control unit (103) being coupled to the measuring unit and being adapted for providing a control signal to the electronic device for controlling the consumption of the power being delivered to the electronic device, wherein the control signal is based on the actual field strength of the electromagnetic field.Type: GrantFiled: May 18, 2012Date of Patent: January 22, 2019Assignee: NXP B.V.Inventors: Ajay Kapoor, Gerard Villar Pique, Jose de Jesus Pineda De Gyvez
-
Publication number: 20180300138Abstract: A human-machine-interface system comprising: register-file-memory, configured to store input-data; a first-processing-element-slice, a second-processing-element-slice, and a controller. Each of the processing-slices comprise: a register configured to store register-data; and a processing-element configured to apply an arithmetic and logic operation on the register-data in order to provide convolution-output-data. The controller is configured to: load input-data from the register-file-memory into the first-register as the first-register-data; and load: (i) input-data from the register-file-memory, or (ii) the first-register-data from the first-register, into the second-register as the second-register-data.Type: ApplicationFiled: April 3, 2018Publication date: October 18, 2018Inventors: Jose de Jesus Pineda de Gyvez, Hamed Fatemi, Gonzalo Moro Pérez, Hendrik Corporaal
-
Patent number: 9996145Abstract: A multicore architecture is configured to exploit explicit task parallelism to save power by sharing interrupt sources that trigger independent tasks.Type: GrantFiled: November 18, 2013Date of Patent: June 12, 2018Assignee: NXP B.V.Inventors: Juan Diego Echeverri Escobar, Jose de Jesus Pineda de Gyvez
-
Patent number: 9960670Abstract: One example discloses an apparatus for charge recycling between a first power-domain operating at a first voltage and a second power-domain operating at a second voltage, including: a first power-delivery circuit configured to supply the first voltage to the first power-domain; and a second power-delivery circuit coupled to receive power from both the first power-delivery circuit and the first power-domain; wherein the second power-delivery circuit is configured to supply the second voltage to the second power-domain.Type: GrantFiled: March 11, 2016Date of Patent: May 1, 2018Assignee: NXP B.V.Inventors: Ajay Kapoor, Kristóf László Blutman, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Publication number: 20170264189Abstract: One example discloses an apparatus for charge recycling between a first power-domain operating at a first voltage and a second power-domain operating at a second voltage, including: a first power-delivery circuit configured to supply the first voltage to the first power-domain; and a second power-delivery circuit coupled to receive power from both the first power-delivery circuit and the first power-domain; wherein the second power-delivery circuit is configured to supply the second voltage to the second power-domain.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventors: Ajay Kapoor, Kristóf László Blutman, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 9678564Abstract: An intelligent interrupt distributor balances interrupts (workload) in a highly parallelized system. The intelligent interrupt distributor distributes the interrupts between the processor cores. This allows lowering of voltage and frequency of individual processors and ensures that the overall system power consumption is reduced.Type: GrantFiled: December 21, 2012Date of Patent: June 13, 2017Assignee: NXP B.V.Inventors: Hamed Fatemi, Ajay Kapoor, Jose de Jesus Pineda de Gyvez, Juan Diego Echeverri Escobar
-
Patent number: 9634649Abstract: Embodiments of a device and method are disclosed. In an embodiment, a flip-flop circuit is disclosed. The flip-flop circuit includes a master latch, a slave latch connected to the master latch, and a dual-function circuit connected between the master latch and the slave latch and configured to perform state retention and double sampling.Type: GrantFiled: July 6, 2015Date of Patent: April 25, 2017Assignee: NXP B.V.Inventors: Juan Echeverri Escobar, Jose de Jesus Pineda de Gyvez, Sebastien Antonius Josephus Fabrie
-
Publication number: 20170017486Abstract: In an embodiment, a method for processing instructions in a microcontroller is disclosed. In the embodiment, the method involves, upon receipt of an interrupt while an instruction is being executed, completing execution of the instruction by a shadow functional unit and, upon servicing the interrupt, terminating re-execution of the instruction and updating a main register file with the result of the execution of the instruction by the shadow functional unit.Type: ApplicationFiled: July 16, 2015Publication date: January 19, 2017Applicant: NXP B.V.Inventors: Surendra Guntur, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez