Patents by Inventor Jose P. Pereira
Jose P. Pereira has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7382637Abstract: A content addressable memory device including a memory to store a searchable database, a search circuit, and a first-in-first-out storage circuit. The search circuit generates a plurality of address values that correspond to unoccupied storage locations within the memory, and the plurality of address values are queued within the first-in-first-out storage circuit to enable the address values to be read in succession by an external device.Type: GrantFiled: December 24, 2004Date of Patent: June 3, 2008Assignee: NetLogic Microsystems, Inc.Inventors: Sunder R. Rathnavelu, David W. Ng, Jose P. Pereira
-
Patent number: 7337267Abstract: A hierarchical programmable-priority content addressable memory (CAM) system including first, second and third CAM devices. The first CAM device has a first priority number output and a first enable input. The second CAM device has a priority number input and an enable output coupled to the priority number output and the first enable input, respectively, of the first CAM device. The second CAM device also has a priority number output and an enable input. The third CAM device has a priority number input and an enable output coupled to the priority number output and the enable input, respectively, of the second CAM device.Type: GrantFiled: February 10, 2004Date of Patent: February 26, 2008Assignee: NetLogic Microsystems, IncInventors: Jose P. Pereira, Sunder R. Raj, David Ng
-
Patent number: 7272027Abstract: A digital signal processor having priority logic coupled to an array of storage elements, the priority logic to provide to a priority signal lines an indication of a location of a particular number in the array of storage elements. The priority logic includes compare circuits where each compare circuit is coupled to one of the storage elements in the array of storage elements. Each compare circuit has a first input coupled to a storage element, a second input coupled to a match line, and an input/output line coupled to one of the priority signal lines. The priority logic also includes a delay circuit coupled to each of the compare circuits.Type: GrantFiled: February 26, 2004Date of Patent: September 18, 2007Assignee: Netlogic Microsystems, Inc.Inventors: Jose P. Pereira, Rupesh Ranen Roy, Varadarajan Srinivasan, Sandeep Khanna, Bindiganavale S. Nataraj
-
Patent number: 7251707Abstract: A content addressable memory includes a plurality of CAM blocks, each including an array of CAM cells to store a predetermined range of data values, a parsing circuit having an input to receive the search key and having an output to provide a selected portion of the search key in response to a select signal, and a plurality of block select circuits, each configured to enable a corresponding CAM block if the selected portion of the search key falls within the predetermined range of data values for the corresponding CAM block.Type: GrantFiled: February 6, 2004Date of Patent: July 31, 2007Assignee: NetLogic Microsystems, Inc.Inventor: Jose P Pereira
-
Patent number: 7246198Abstract: A content addressable memory (CAM) device including a CAM array and a priority index table. The CAM array has a plurality of rows of CAM cells, each row including a plurality of row segments and being adapted to store a data word that spans a selectable number of the row segments. The priority index table is coupled to the plurality of rows of CAM cells and is adapted to store a plurality of priority numbers, each priority number being indicative of a priority of a corresponding data word stored in the CAM array.Type: GrantFiled: June 15, 2005Date of Patent: July 17, 2007Assignee: NetLogic Microsystems, Inc.Inventors: Bindiganavale S. Nataraj, Nilesh A. Gharia, Rupesh R. Roy, Jose P. Pereira, Varadarajan Srinivasan, Sandeep Khanna, Hok F. Wong
-
Patent number: 7230840Abstract: A content addressable memory (CAM) device having a plurality of CAM blocks and a block selection circuit. Each of the CAM blocks includes an array of CAM cells to store data words having a width determined according to a configuration value. The block selection circuit includes an input to receive a class code and circuitry to output a plurality of select signals to the plurality of CAM blocks. Each of the select signals selectively disables a respective one of the plurality of CAM blocks from participating in a compare operation according to whether the class code matches a class assignment of the CAM block.Type: GrantFiled: October 12, 2004Date of Patent: June 12, 2007Assignee: NetLogic Microsystems, Inc.Inventors: Jose P. Pereira, Varadarajan Srinivasan
-
Patent number: 7228378Abstract: A method for performing a search in a content addressable memory (“CAM”) device comprising comparing a search key with compound entries in a CAM array, wherein at least one of the compound entries includes (i) a ternary CAM word having a data word and a mask word, and (ii) a mask specifier that indicates the state of the mask word, and wherein the search key includes (i) a search word component, and (ii) a search mask component, and wherein the ternary CAM word is compared with the search word and the mask specifier is compared with the search word component; and generating a match signal associated with an compound entry that matches the search key.Type: GrantFiled: February 27, 2004Date of Patent: June 5, 2007Assignee: NetLogic Microsystems, Inc.Inventor: Jose P. Pereira
-
Patent number: 7219188Abstract: A CAM includes a plurality of CAM blocks, each including an array of CAM cells divided into a plurality of segments, each array segment for storing a number of data values that are assigned the same priority, a plurality of block priority circuits, each having inputs to receive match signals from a corresponding CAM block and having outputs to generate a block index and priority of a matching data value in the corresponding CAM block assigned the highest priority, and a global priority and index circuit having inputs to receive the block indexes and associated priorities from the block priority circuits, and having an output to generate a device index and associated priority of the highest priority matching value.Type: GrantFiled: February 6, 2004Date of Patent: May 15, 2007Assignee: NetLogic Microsystems, Inc.Inventor: Jose P Pereira
-
Patent number: 7193874Abstract: A content addressable memory (CAM) device having a memory, a hash index generator to associate a search value with a unique location within a memory, and a compare circuit. The index generator generates an index based on the search value. The memory receives the index from the index generator and outputs a stored data value from a location indicated by the index. A compare circuit receives the data value from the memory and compares the data value and the search value to generate a match signal indicative of whether the data value and search value match. The match signal and index are output from the CAM device.Type: GrantFiled: November 22, 2003Date of Patent: March 20, 2007Assignee: Netlogic Microsystems, Inc.Inventors: Jose P. Pereira, Sunder R. Rathnavelu, Rodolfo G. Beraha, Lewis M. Carroll, Ronald S. Jankov
-
Patent number: 7035968Abstract: A content addressable memory (CAM) device having a range compare function. A boundary value is stored within a plurality of CAM cells within the CAM device. A range compare operation is performed to determine whether a comparand is greater than the boundary value. A result signal is asserted if the comparand is greater than the boundary value.Type: GrantFiled: September 24, 2001Date of Patent: April 25, 2006Assignee: NetLogic Microsystems, Inc.Inventor: Jose P. Pereira
-
Patent number: 6944709Abstract: A content addressable memory (CAM) device comprising a plurality of CAM blocks and a block control circuit. The plurality of CAM blocks each includes an array of CAM cells to store data words and an array of priority number storage circuits to store priority numbers. Each priority number indicates a priority of a respective one of the data words relative to others of the data words. The block control circuit has an input to receive a class code and circuitry to output a plurality of select signals to the plurality of CAM blocks. Each select signal selectively disables a respective one of the plurality of CAM blocks from participating in a compare operation according to the class code.Type: GrantFiled: October 31, 2001Date of Patent: September 13, 2005Assignee: NetLogic Microsystems, Inc.Inventors: Bindiganavale S. Nataraj, Nilesh A. Gharia, Rupesh R. Roy, Jose P. Pereira, Varadarajan Srinivasan, Sandeep Khanna, Hok F. Wong
-
Patent number: 6934796Abstract: A content addressable memory (CAM) device having a memory, a hash index generator to associate a search value with a unique location within a memory, and a compare circuit. The index generator generates an index based on the search value. The memory receives the index from the index generator and outputs a stored data value from a location indicated by the index. A compare circuit receives the data value from the memory and compares the data value and the search value to generate a match signal indicative of whether the data value and search value match. The match signal and index are output from the CAM device.Type: GrantFiled: February 1, 2002Date of Patent: August 23, 2005Assignee: NetLogic Microsystems, Inc.Inventors: Jose P. Pereira, Sunder R. Rathnavelu, Rodolfo G. Beraha, Lewis M. Carroll, Ronald S. Jankov
-
Patent number: 6934795Abstract: A content addressable memory (CAM) device including a CAM array and a priority index table. The CAM array has a plurality of rows of CAM cells, each row including a plurality of row segments and being adapted to store a data word that spans a selectable number of the row segments. The priority index table is coupled to the plurality of rows of CAM cells and is adapted to store a plurality of priority numbers, each priority number being indicative of a priority of a corresponding data word stored in the CAM array.Type: GrantFiled: October 31, 2001Date of Patent: August 23, 2005Assignee: NetLogic Microsystems, Inc.Inventors: Bindiganavale S. Nataraj, Nilesh A. Gharia, Rupesh R. Roy, Jose P. Pereira, Varadarajan Srinivasan, Sandeep Khanna, Hok F. Wong
-
Patent number: 6876559Abstract: A content addressable memory device including a memory to store a searchable database, a search circuit, and a first-in-first-out storage circuit. The search circuit generates a plurality of address values that correspond to unoccupied storage locations within the memory, and the plurality of address values are queued within the first-in-first-out storage circuit to enable the address values to be read in succession by an external device.Type: GrantFiled: November 19, 2002Date of Patent: April 5, 2005Assignee: NetLogic Microsystems, Inc.Inventors: Sunder R. Rathnavelu, David W. Ng, Jose P. Pereira
-
Patent number: 6856527Abstract: A method and apparatus for simultaneously performing a plurality of compare operations in a content addressable memory (CAM) device. For one embodiment, the CAM device includes first and second memory cells to store first and second data, and first and second compare circuits coupled respectively to first and second match lines. The first compare circuit has a first input coupled to the first memory cell, a plurality of second inputs to receive first comparand data, and a third input coupled to the second memory cell. The second compare circuit has a first input coupled to the first memory cell, a plurality of second inputs to receive second comparand data; and a third input coupled to the second memory cell.Type: GrantFiled: May 30, 2003Date of Patent: February 15, 2005Assignee: NetLogic Microsystems, Inc.Inventors: Varadarajan Srinivasan, Jose P. Pereira, Nilesh A. Gharia
-
Patent number: 6831850Abstract: A content addressable memory (CAM) device having a plurality of CAM blocks and a block selection circuit. Each of the CAM blocks includes an array of CAM cells to store data words having a width determined according to a configuration value. The block selection circuit includes an input to receive a class code and circuitry to output a plurality of select signals to the plurality of CAM blocks. Each of the select signals selectively disables a respective one of the plurality of CAM blocks from participating in a compare operation according to whether the class code matches a class assignment of the CAM block.Type: GrantFiled: November 18, 2003Date of Patent: December 14, 2004Assignee: NetLogic Microsystems, Inc.Inventors: Jose P. Pereira, Varadarajan Srinivasan
-
Publication number: 20040193741Abstract: A digital signal processor having priority logic coupled to an array of storage elements, the priority logic to provide to a priority signal lines an indication of a location of a particular number in the array of storage elements. The priority logic includes compare circuits where each compare circuit is coupled to one of the storage elements in the array of storage elements. Each compare circuit has a first input coupled to a storage element, a second input coupled to a match line, and an input/output line coupled to one of the priority signal lines. The priority logic also includes a delay circuit coupled to each of the compare circuits.Type: ApplicationFiled: February 26, 2004Publication date: September 30, 2004Inventors: Jose P. Pereira, Rupesh Ranen Roy, Varadarajan Srinivasan, Sandeep Khanna, Bindiganavale S. Nataraj
-
Patent number: 6757779Abstract: A content addressable memory (CAM) that includes a CAM array and a write circuit. The write circuit is coupled the CAM array and has a coding circuit to convert a first value into a second value, and a select circuit to select either the first value or the second value to be stored in the CAM array.Type: GrantFiled: October 31, 2001Date of Patent: June 29, 2004Assignee: NetLogic Microsystems, Inc.Inventors: Bindiganavale S. Nataraj, Nilesh A. Gharia, Rupesh R. Roy, Jose P. Pereira, Varadarajan Srinivasan, Sandeep Khanna, Hok F. Wong
-
Publication number: 20040100811Abstract: A content addressable memory (CAM) device having a plurality of CAM blocks and a block selection circuit. Each of the CAM blocks includes an array of CAM cells to store data words having a width determined according to a configuration value. The block selection circuit includes an input to receive a class code and circuitry to output a plurality of select signals to the plurality of CAM blocks. Each of the select signals selectively disables a respective one of the plurality of CAM blocks from participating in a compare operation according to whether the class code matches a class assignment of the CAM block.Type: ApplicationFiled: November 18, 2003Publication date: May 27, 2004Inventors: Jose P. Pereira, Varadarajan Srinivasan
-
Patent number: 6711041Abstract: A content addressable memory (CAM) device having a plurality of CAM blocks and a block selection circuit. Each of the CAM blocks includes an array of CAM cells to store data words having a width determined according to a configuration value. The block selection circuit includes an input to receive a class code and circuitry to output a plurality of select signals to the plurality of CAM blocks. Each of the select signals selectively disables a respective one of the plurality of CAM blocks from participating in a compare operation according to whether the class code matches a class assignment of the CAM block.Type: GrantFiled: February 11, 2003Date of Patent: March 23, 2004Assignee: NetLogic Microsystems, Inc.Inventors: Jose P. Pereira, Varadarajan Srinivasan