Patents by Inventor Jun-Hee Lim
Jun-Hee Lim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240153435Abstract: A display driving circuit is provided. The display driving circuit includes a timing controller configured to output image data and a source control signal, a first source driver circuit configured to output first source data of the image data by activating a plurality of first data lines in accordance with the source control signal, the first data lines having a first output spreading time, a second source driver circuit configured to output second source data of the image data by activating a plurality of second data lines in accordance with the source control signal, the second data lines having a second output spreading time, and a third source driver circuit configured to output third source data of the image data by activating a plurality of third data lines in accordance with the source control signal, the third data lines having a third output spreading time, wherein the first output spreading time, the second output spreading time and the third output spreading time do not overlap.Type: ApplicationFiled: September 27, 2023Publication date: May 9, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jun-Hong PARK, Oh Jae KWON, Suk Ki MIN, Taek Kyun SHIN, Doo-Hee LIM, Young Ho CHOI
-
Publication number: 20240121963Abstract: A semiconductor memory device includes: a substrate including a first region and a second region, the first region includes a peripheral circuit and a first active region (FAR), and the second region includes memory cell blocks. The FAR includes a FAR first extension extending in a first direction, a FAR second extension extending in a second direction, and a FAR third extension extending in a third direction. The FAR first extension, the FAR second extension, and the FAR third extension form an angle greater than 90 degrees relative to one another. The device includes a first pass transistor circuit configured to transmit driving signals, and the first pass transistor circuit includes a FAR first gate structure on the FAR first extension, a FAR second gate structure on the FAR second extension, a FAR third gate structure on the FAR third extension, and a first shared source/drain.Type: ApplicationFiled: September 26, 2023Publication date: April 11, 2024Inventors: So Hyun Lee, Kang-Oh Yun, Dong Jin Lee, Jun Hee Lim
-
Patent number: 11856772Abstract: A nonvolatile memory device and method of fabricating same, the nonvolatile memory device including a substrate; a first semiconductor layer on the substrate; an etching stop film including a metal oxide on the first semiconductor layer; a mold structure including second semiconductor layers and insulating layers alternately stacked on the etching stop film; a channel hole penetrating through at least one of the mold structure, the etching stop film, the second semiconductor layer and the substrate; and a channel structure extending along a side wall of the channel hole, including an anti-oxidant film, a first blocking insulation film, a second blocking insulation film, a charge storage film, a tunnel insulating film and a channel semiconductor sequentially formed along the side wall of the channel hole. The first semiconductor layer contacts the first blocking insulation film, the second blocking insulation film, the charge storage film, and the tunnel insulating film.Type: GrantFiled: July 16, 2020Date of Patent: December 26, 2023Inventors: Seung Won Lee, Tae Hun Kim, Min Cheol Park, Hye Ri Shin, Jun Hee Lim, Si Yeon Cho
-
Publication number: 20230363166Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: ApplicationFiled: July 6, 2023Publication date: November 9, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Kohji KANAMORI, Yong Seok KIM, Kyung Hwan LEE, Jun Hee LIM, Jee Hoon HAN
-
Patent number: 11729976Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: GrantFiled: July 8, 2021Date of Patent: August 15, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Patent number: 11721684Abstract: A semiconductor device includes a first semiconductor structure including circuit devices and first bonding pads; and a second semiconductor structure connected to the first semiconductor structure, the second semiconductor structure including a base layer; a first memory cell structure including first gate electrodes and first channels penetrating through the first gate electrodes; a second memory cell structure including second gate electrodes and second channels penetrating through the second gate electrodes; bit lines between the first and the second memory cell structures, and electrically connected to the first and second channels in common; first and second conductive layers on the second surface of the base layer; a pad insulating layer having an opening exposing a portion of the second conductive layer; and second bonding pads disposed to correspond to the first bonding pads in a lower portion of the second memory cell structure.Type: GrantFiled: April 30, 2021Date of Patent: August 8, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Hyun Mog Park, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Publication number: 20220275491Abstract: Provided are stainless steel for a polymer fuel cell separator and a method of manufacturing the stainless steel, in which a surface modification technique based on wet processing is applied to a surface of stainless steel used for parts such as an anode and a cathode, etc., of a stack that generates electricity, thereby improving corrosion resistance and electric conductivity, and preventing moisture from being formed.Type: ApplicationFiled: December 26, 2021Publication date: September 1, 2022Inventors: Sang Kyu CHOI, Sang Heon CHO, Jun Hee LIM, Sung Moon KIM, Kyung Soo CHOI, Yeon Soo JEONG, Jae Ho LEE, Hyun Uk IM
-
Patent number: 11239249Abstract: A vertical-type memory device includes: a first gate structure including first gate electrodes spaced apart from each other and stacked on a substrate; first channel structures penetrating through the first gate structure and being in contact with the substrate; a second gate structure including second gate electrodes spaced apart from each other and stacked on the first gate structure; and second channel structures penetrating through the second gate structure and being in contact with the first channel structures. The first channel structures each may include a first channel layer penetrating the first gate structure, and a first channel pad disposed on the first channel layer and including a first pad region including n-type impurities and a second pad region including p-type impurities.Type: GrantFiled: August 6, 2019Date of Patent: February 1, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Hwan Lee, Yong Seok Kim, Jun Hee Lim, Kohji Kanamori
-
Publication number: 20210335819Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: ApplicationFiled: July 8, 2021Publication date: October 28, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Kohji KANAMORI, Yong Seok KIM, Kyung Hwan LEE, Jun Hee LIM, Jee Hoon HAN
-
Patent number: 11152390Abstract: In a method of manufacturing a vertical semiconductor device, an insulation layer and a sacrificial layer are alternatively and repeatedly formed on a substrate to define a structure. The structure is etched to form a hole therethrough that exposes the substrate. A first semiconductor pattern is formed in a lower portion of the hole, and a blocking pattern, a charge storage pattern, a tunnel insulation pattern and a first channel pattern are formed on a sidewall of the hole. A second channel pattern is formed on the first channel pattern and the semiconductor pattern, and a second semiconductor pattern is formed on a portion of the second channel pattern on the semiconductor pattern to define an upper channel pattern including the second channel pattern and the second semiconductor pattern. The sacrificial layers are replaced with a plurality of gates, respectively, including a conductive material.Type: GrantFiled: June 16, 2020Date of Patent: October 19, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Il Chang, Jun-Hee Lim, Yong-Seok Kim, Tae-Young Kim, Jae-Sung Sim, Su-Jin Ahn, Ji-Yeong Hwang
-
Publication number: 20210249397Abstract: A semiconductor device includes a first semiconductor structure including circuit devices and first bonding pads; and a second semiconductor structure connected to the first semiconductor structure, the second semiconductor structure including a base layer; a first memory cell structure including first gate electrodes and first channels penetrating through the first gate electrodes; a second memory cell structure including second gate electrodes and second channels penetrating through the second gate electrodes; bit lines between the first and the second memory cell structures, and electrically connected to the first and second channels in common; first and second conductive layers on the second surface of the base layer; a pad insulating layer having an opening exposing a portion of the second conductive layer; and second bonding pads disposed to correspond to the first bonding pads in a lower portion of the second memory cell structure.Type: ApplicationFiled: April 30, 2021Publication date: August 12, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Kohji KANAMORI, Hyun Mog PARK, Yong Seok KIM, Kyung Hwan LEE, Jun Hee LIM, Jee Hoon HAN
-
Patent number: 11088163Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: GrantFiled: July 31, 2019Date of Patent: August 10, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Publication number: 20210233929Abstract: A nonvolatile memory device and method of fabricating same are provided.Type: ApplicationFiled: July 16, 2020Publication date: July 29, 2021Inventors: SEUNG WON LEE, TAE HUN KIM, MIN CHEOL PARK, HYE RI SHIN, JUN HEE LIM, SI YEON CHO
-
Patent number: 11056645Abstract: A vertical memory device includes gate electrodes on a substrate and a first structure. The gate electrodes may be spaced apart from each other in a first direction perpendicular to an upper surface of the substrate. The first structure extends through the gate electrodes in the first direction, and includes a channel and a variable resistance structure sequentially stacked in a horizontal direction parallel to the upper surface of the substrate. The variable resistance structure may include quantum dots (QDs) therein.Type: GrantFiled: July 12, 2019Date of Patent: July 6, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Hwan Lee, Yong-Seok Kim, Jun-Hee Lim, Kohji Kanamori
-
Patent number: 11024642Abstract: A vertical memory device includes a stacked structure including a plurality of gate electrode layers stacked on a substrate, a plurality of channel layers extending in a direction perpendicular to an upper surface of the substrate on a first side surface of the stacked structure and spaced apart from each other in a direction parallel to the upper surface of the substrate, and a common source layer disposed between the stacked structure and the substrate and contacting the channel layers.Type: GrantFiled: July 11, 2019Date of Patent: June 1, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Hwan Lee, Yong Seok Kim, Jun Hee Lim, Kohji Kanamori
-
Patent number: 10998301Abstract: A semiconductor device includes a first semiconductor structure including circuit devices and first bonding pads; and a second semiconductor structure connected to the first semiconductor structure, the second semiconductor structure including a base layer; a first memory cell structure including first gate electrodes and first channels penetrating through the first gate electrodes; a second memory cell structure including second gate electrodes and second channels penetrating through the second gate electrodes; bit lines between the first and the second memory cell structures, and electrically connected to the first and second channels in common; first and second conductive layers on the second surface of the base layer; a pad insulating layer having an opening exposing a portion of the second conductive layer; and second bonding pads disposed to correspond to the first bonding pads in a lower portion of the second memory cell structure.Type: GrantFiled: August 5, 2019Date of Patent: May 4, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Hyun Mog Park, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Patent number: 10916543Abstract: A semiconductor device includes first and second active regions extending in a first direction on a substrate and spaced apart from each other in a second direction intersecting the first direction, wherein the first and second active regions overlaps with each other in the second direction, a third active region extending in the first direction on the substrate and spaced apart from the first active region in the second direction. The first active region is positioned between the second and third active regions in the second direction. The first and third active regions partially overlap in the second direction, and a device isolation film is configured to define the first to third active regions.Type: GrantFiled: December 24, 2019Date of Patent: February 9, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung Uk Han, Taek Yong Kim, Satoru Yamada, Jun Hee Lim, Ki Jae Hur
-
Patent number: 10896711Abstract: A memory device includes memory cells, the memory cells each including a first gate, a second gate electrically isolated from the first gate, a first gate insulating layer including a data storage layer having a ferroelectric material and disposed between the first gate and a channel region, a second gate insulating layer disposed between the second gate and the channel region, a first switching cell connected between the memory cells and a source line, and a second switching cell connected between the memory cells and a bit line. The second switching cell includes a third gate, a fourth gate, a third gate insulating layer not including a data storage layer having the ferroelectric material and the third gate disposed between the third gate and the channel region, and a fourth gate insulating layer disposed between the fourth gate and the channel region.Type: GrantFiled: July 25, 2019Date of Patent: January 19, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Hwan Lee, Seung Hyun Kim, Yong Seok Kim, Jun Hee Lim, Kohji Kanamori
-
Patent number: 10861874Abstract: A vertical semiconductor device includes conductive pattern structures extending in a first direction, a trench between two adjacent conductive pattern structures in a second direction crossing the first direction, a memory layer disposed on sidewalls of the trench, first insulation layers disposed in the trench and spaced apart from each other in the first direction, channel patterns disposed on the memory layer and in the trench and spaced apart from each other in the first direction, and etch stop layer patterns disposed in the trench. Each conductive pattern structure includes conductive patterns and insulation layers alternately stacked on an upper surface of the substrate. Each etch stop layer pattern is disposed between a corresponding first insulation layer and the blocking dielectric layer. Etch stop layer patterns are spaced apart from each other in the first direction.Type: GrantFiled: June 19, 2019Date of Patent: December 8, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Hwan Lee, Yong-Seok Kim, Jun-Hee Lim, Kohji Kanamori
-
Publication number: 20200381619Abstract: A semiconductor device includes interlayer insulating layers and horizontal structures alternately and repeatedly disposed on a semiconductor substrate, separation structures extending in a direction perpendicular to an upper surface of the semiconductor substrate on the semiconductor substrate, to extend in a first horizontal direction parallel to the upper surface of the semiconductor substrate, and vertical structures disposed between the separation structures. Each of the horizontal structures includes a plurality of semiconductor regions, and the plurality of semiconductor regions of each of the plurality of semiconductor regions include a first semiconductor region and a second semiconductor region sequentially arranged in a direction away from a side surface of a corresponding one of the vertical structures and having different conductivity types.Type: ApplicationFiled: August 20, 2020Publication date: December 3, 2020Inventors: Kyung Hwan LEE, Chang Seok KANG, Yong Seok KIM, Kohji KANAMORI, Hui Jung KIM, Jun Hee LIM