Patents by Inventor Junxiong Deng
Junxiong Deng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9641127Abstract: Aspects of the disclosure provide an operational transconductance amplifier (OTA) having an output stage. The output stage includes a first amplifier path configured to drive a first output current from a first power supply and a first resistor coupled between the first power supply and a source terminal of a first transistor in the first amplifier path. The first resistor is configured to improve a linearity of the OTA.Type: GrantFiled: June 4, 2015Date of Patent: May 2, 2017Assignee: Marvell Semiconductor, Inc.Inventors: Zhigang Xu, Junxiong Deng, Taotao Yan
-
Patent number: 9419587Abstract: Aspects of the disclosure provide a circuit having a filter circuit and a controller. The filter circuit drives a load circuit having different input impedances under different operation conditions. The filter circuit is configured to have a first output circuit coupled with a first resistor and a second output circuit coupled with a second resistor. The controller is configured to generate control signals to select one of the first output circuit and the second output circuit based on an operation condition of the load circuit.Type: GrantFiled: June 4, 2015Date of Patent: August 16, 2016Assignee: Marvell International Ltd.Inventors: Zhigang Xu, Junxiong Deng, Taotao Yan
-
Patent number: 9350396Abstract: System and methods are provided for reducing signal distortion in wireless communication. An example system includes: an up-converter configured to generate a radio frequency signal based at least in part on a baseband signal for wireless communication and an oscillation signal; an amplifier configured to amplify the radio frequency signal and generate a transmission signal, the transmission signal including a first counter-intermodulation component associated with the up-converter and a second counter-intermodulation associated with the amplifier; and a signal generator configured to output a distortion-cancellation signal to the up-converter to reduce signal distortion associated with the first counter-intermodulation component and the second counter-intermodulation component.Type: GrantFiled: February 12, 2015Date of Patent: May 24, 2016Assignee: MARVELL WORLD TRADE LTD.Inventors: Peichen Jiang, Junxiong Deng, Taotao Yan
-
Publication number: 20150280755Abstract: System and methods are provided for reducing signal distortion in wireless communication. An example system includes: an up-converter configured to generate a radio frequency signal based at least in part on a baseband signal for wireless communication and an oscillation signal; an amplifier configured to amplify the radio frequency signal and generate a transmission signal, the transmission signal including a first counter-intermodulation component associated with the up-converter and a second counter-intermodulation associated with the amplifier; and a signal generator configured to output a distortion-cancellation signal to the up-converter to reduce signal distortion associated with the first counter-intermodulation component and the second counter-intermodulation component.Type: ApplicationFiled: February 12, 2015Publication date: October 1, 2015Inventors: Peichen Jiang, Junxiong Deng, Taotao Yan
-
Patent number: 8963613Abstract: A current mirror circuit is described. The current mirror circuit includes a first transistor and a second transistor. The gates of the first transistor and the second transistor are coupled at a bias voltage. The current mirror circuit also includes an auxiliary transistor that is biased into weak inversion by receiving the bias voltage at a gate of the auxiliary transistor after being reduced by an offset voltage. The sources of the first transistor, second transistor and auxiliary transistor are coupled together. A primary current from the drain of the second transistor is combined with an auxiliary current from the drain of the auxiliary transistor to produce an output current.Type: GrantFiled: July 17, 2012Date of Patent: February 24, 2015Assignee: QUALCOMM IncorporatedInventors: Manas Behera, Yanping Ding, Junxiong Deng
-
Patent number: 8963610Abstract: An adaptable mixer device is operable in a first mode and a second mode and includes a first set of mixer units operable in the first mode and a second set of mixer units operable in the second mode. The second set of mixer units includes at least one mixer unit that is common to both the first set of mixer units and the second set of mixer units. The second set of mixer units also includes a plurality of mixer units that are not in the first set of mixer units. Similarly, the first set of mixer units including a plurality of mixer units that are not in the second set of mixer units.Type: GrantFiled: May 10, 2012Date of Patent: February 24, 2015Assignee: QUALCOMM IncorporatedInventors: Chinmaya Mishra, Hongyan Yan, Junxiong Deng
-
Patent number: 8791740Abstract: A method for reducing average current consumption in a local oscillator (LO) path is disclosed. An LO signal is received at a master frequency divider and a slave frequency divider. Output from the master frequency divider is mixed with an input signal to produce a first mixed output. Output from the slave frequency divider is mixed with the input signal to produce a second mixed output. The second mixed output is forced to be in phase with the first mixed output.Type: GrantFiled: March 15, 2010Date of Patent: July 29, 2014Assignee: Qualcomm IncorporatedInventors: Dongjiang Qiao, Bhushan S. Asuri, Junxiong Deng, Frederic Bossu
-
Publication number: 20140105336Abstract: An exemplary embodiment disclosed comprises a mixer having a plurality of input leads; a first degenerative impedance element coupled to a first input lead of the mixer; a second degenerative impedance element coupled to a second input lead of the mixer; and a local oscillator (LO) system comprising a plurality of duty cycle modes to generate a LO signal for the mixer, the local oscillator system operates in a first duty cycle based on a first gain state of the mixer, and in a second duty cycle based on a second gain state of the mixer.Type: ApplicationFiled: December 18, 2013Publication date: April 17, 2014Applicant: QUALCOMM INCORPORATEDInventors: Junxiong Deng, Aristotele Hadjichristos, Aleksandar Tasic, Fredric Bossu
-
Patent number: 8639205Abstract: An exemplary embodiment disclosed comprises a mixer having a plurality of input leads; a first degenerative impedance element coupled to a first input lead of the mixer; a second degenerative impedance element coupled to a second input lead of the mixer; and a local oscillator (LO) system comprising a plurality of duty cycle modes to generate a LO signal for the mixer, the local oscillator system operates in a first duty cycle based on a first gain state of the mixer, and in a second duty cycle based on a second gain state of the mixer.Type: GrantFiled: March 20, 2008Date of Patent: January 28, 2014Assignee: QUALCOMM IncorporatedInventors: Junxiong Deng, Aristotele Hadjichristos, Aleksandar Tasic, Frederic Bossu
-
Patent number: 8633777Abstract: An integrated circuit is described. The integrated circuit includes an inductor that has a large empty area in the center of the inductor. The integrated circuit also includes additional circuitry. The additional circuitry is located within the large empty area in the center of the inductor. The additional circuitry may include a capacitor bank, transistors, electrostatic discharge (ESD) protection circuitry and other miscellaneous passive or active circuits.Type: GrantFiled: December 1, 2009Date of Patent: January 21, 2014Assignee: QUALCOMM IncorporatedInventors: Zhang Jin, Aristotele Hadjichristos, Ockgoo Lee, Hongyan Yan, Guy Klemens, Maulin P. Bhagat, Thomas Myers, Norman L. Frederick, Junxiong Deng, Aleksandar Tasic, Bhushan S. Asuri, Mohammad Farazian
-
Patent number: 8618876Abstract: An exemplary embodiment discloses a digital control block for dynamically regulating power consumption of the transmitter; and a first driver amplifier circuit comprising a plurality of bias-modes each corresponding to a power consumption level in the transmitter, the digital control block to instruct the first driver amplifier circuit to operate in a selected bias-mode to regulate power consumption of the transmitter.Type: GrantFiled: May 30, 2008Date of Patent: December 31, 2013Assignee: QUALCOMM IncorporatedInventors: Junxiong Deng, Gurkanwal Singh Sahota, Prashanth Akula, Thomas Marra, Vladimir Aparin
-
Publication number: 20130300489Abstract: An adaptable mixer device is operable in a first mode and a second mode and includes a first set of mixer units operable in the first mode and a second set of mixer units operable in the second mode. The second set of mixer units includes at least one mixer unit that is common to both the first set of mixer units and the second set of mixer units. The second set of mixer units also includes a plurality of mixer units that are not in the first set of mixer units. Similarly, the first set of mixer units including a plurality of mixer units that are not in the second set of mixer units.Type: ApplicationFiled: May 10, 2012Publication date: November 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Chinmaya Mishra, Hongyan Yan, Junxiong Deng
-
Patent number: 8422975Abstract: Disclosed are circuits, techniques and methods for removing one or more harmonics from a waveform that has been mixed with a local oscillator. In one particular example, such a waveform may also be mixed with a second local oscillator at a different frequency and combined with the first mixed waveform to suppress and/or substantially remove the one or more harmonics.Type: GrantFiled: June 9, 2010Date of Patent: April 16, 2013Assignee: QUALCOMM, IncorporatedInventors: Manas Behera, Junxiong Deng
-
Publication number: 20130038384Abstract: A current mirror circuit is described. The current mirror circuit includes a first transistor and a second transistor. The gates of the first transistor and the second transistor are coupled at a bias voltage. The current mirror circuit also includes an auxiliary transistor that is biased into weak inversion by receiving the bias voltage at a gate of the auxiliary transistor after being reduced by an offset voltage. The sources of the first transistor, second transistor and auxiliary transistor are coupled together. A primary current from the drain of the second transistor is combined with an auxiliary current from the drain of the auxiliary transistor to produce an output current.Type: ApplicationFiled: July 17, 2012Publication date: February 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Manas Behera, Yanping Ding, Junxiong Deng
-
Patent number: 8368434Abstract: A divide-by-three circuit includes a chain of three dynamic flip-flops and a feedback circuit of combinatorial logic. The divide-by-three circuit receives a clock signal that synchronously clocks each dynamic flip-flop. The feedback circuit supplies a feedback signal onto the first dynamic-flop of the chain. In a first mode, a signal from a slave stage of the first flip-flop and a signal from a slave stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. In a second mode, a signal from a master stage of the first flip-flop and a signal from a master stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. By proper selection of the mode, the frequency range of the overall divider is extended. Combinatorial logic converts thirty-three percent duty cycle signals from the flip-flop chain into fifty percent duty cycle quadrature signals.Type: GrantFiled: July 15, 2010Date of Patent: February 5, 2013Assignee: Qualcomm IncorporatedInventors: Aleksandar M. Tasic, Junxiong Deng, Dongjiang Qiao
-
Patent number: 8351978Abstract: A circuit is described. The circuit includes a low noise amplifier (LNA), a passive switching core (PSC), a transimpedance amplifier filter (TIA-filter) and a degenerative-impedance gain-tuning network (Zdeg network) having a first Zdeg network input lead, a second Zdeg network input lead, a first Zdeg network output lead and a second Zdeg network output lead, wherein the first Zdeg network input lead is coupled to a first output lead of the LNA and the second Zdeg network input lead is coupled to a second output lead of the LNA, and wherein the first Zdeg network output lead is coupled to a first signal input lead of the PSC and the second Zdeg network output lead is coupled to a second signal input lead of the PSC. The LNA, the Zdeg network, the PSC, and the TIA-filter together form a receiver. A receiver gain is adjusted by the Zdeg network.Type: GrantFiled: August 1, 2008Date of Patent: January 8, 2013Inventors: Aleksandar Tasic, Christian Holenstein, Junxiong Deng
-
Publication number: 20120236958Abstract: An exemplary embodiment discloses a digital control block for dynamically regulating power consumption of the transmitter; and a first driver amplifier circuit comprising a plurality of bias-modes each corresponding to a power consumption level in the transmitter, the digital control block to instruct the first driver amplifier circuit to operate in a selected bias-mode to regulate power consumption of the transmitter.Type: ApplicationFiled: May 30, 2008Publication date: September 20, 2012Applicant: QUALCOMM IncorporatedInventors: Junxiong Deng, Gurkanwal Singh Sahota, Prashanth Akula, Thomas Marra, Vladimir Aparin
-
Patent number: 8102213Abstract: A multi-mode low noise amplifier (LNA) with transformer source degeneration is described. In an exemplary design, the multi-mode LNA includes first, second, and third transistors and first and second inductors. The first transistor has its source coupled to the first inductor, amplifies an input signal, and provides a first amplified signal in a first mode. The second transistor has its source coupled to the second inductor, amplifies the input signal, and provides a second amplified signal in a second mode. The third transistor has its source coupled to the second inductor. The first and third transistors receive the input signal and conduct current through the first and second inductors, respectively, in a third mode. The first transistor observes source degeneration from a transformer formed by the first and second inductors, amplifies the input signal, and provides a third amplified signal in the third mode.Type: GrantFiled: September 23, 2009Date of Patent: January 24, 2012Assignee: QUALCOMM, IncorporatedInventors: Aleksandar Tasic, Junxiong Deng, Zhang Jin
-
Patent number: 8095082Abstract: A transmitter includes a transformer and a transformer tuning circuit. The transformer transforms a differential radio frequency (RF) signal to a single-ended RF signal. The transformer tuning circuit tunes the transformer to permit the transmitter to transmit the single-ended RF signal in a first frequency band (e.g., cellular frequency band) or a second frequency band (e.g., PCS frequency band).Type: GrantFiled: October 10, 2007Date of Patent: January 10, 2012Assignee: QUALCOMM, IncorporatedInventors: Junxiong Deng, Maulin Pareshbhai Bhagat, Gurkanwal Singh Sahota
-
Patent number: D1050420Type: GrantFiled: May 4, 2023Date of Patent: November 5, 2024Inventors: Junxiong Feng, Xu Deng