Patents by Inventor Kae-Dal Kwack
Kae-Dal Kwack has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8816944Abstract: A display device, which includes a plurality of pixels; a data driver for outputting data signals to the pixels; a bias current outputting unit for outputting a bias current having a predetermined magnitude; a plurality of driving current outputting units for outputting driving currents to the pixels; and a first switch connected between the bias current outputting unit and the driving current outputting units for selecting one of the driving current outputting units to connect to the bias current outputting unit, wherein the magnitudes of the driving currents are substantially the same as a magnitude of the bias current.Type: GrantFiled: June 15, 2006Date of Patent: August 26, 2014Assignee: Samsung Display Co., Ltd.Inventors: Tae-Whan Kim, Kae-Dal Kwack, Hong-Jae Shin
-
Patent number: 8760960Abstract: A semiconductor memory apparatus includes: a first bit line of to a first memory bank; a first middle input/output line configured to be electrically connected to the first bit line; a second bit line of a second memory bank; a second middle input/output line configured to be electrically connected to the second bit line; and a shared local input/output line configured to be electrically connected to the first and second middle input/output lines. A bank selection signal controls both the electrical connection between the shared local input/output line and the first middle input/output line and the electrical connection between the shared local input/output line and the second middle input/output line.Type: GrantFiled: April 30, 2012Date of Patent: June 24, 2014Assignee: Hynix Semiconductor Inc.Inventors: Seung Wook Kwack, Kae Dal Kwack
-
Patent number: 8687424Abstract: A flash memory using hot carrier injection and a method of operating the same are provided. A plurality of strings constituting a page are formed on a single p-well and share the p-well. During a program operation, a string selection transistor is turned off, and electrons are accumulated in a source or drain region in response to a bias voltage applied to the p-well. Thereafter, the accumulated electrons are trapped in a charge trap layer of a memory cell in response to a program voltage applied through a word line. Also, during an erase operation, holes accumulated in response to a bias voltage applied to the p-well are trapped in the charge trap layer in response to an erase voltage. The flash memory performs NAND-type program and erase operations using hot carrier injection.Type: GrantFiled: September 9, 2009Date of Patent: April 1, 2014Assignee: Intellectual Discovery Co., Ltd.Inventors: Han-Sub Yoon, Jong-Suk Lee, Kae-Dal Kwack
-
Publication number: 20120213019Abstract: A semiconductor memory apparatus includes: a first bit line of to a first memory bank; a first middle input/output line configured to be electrically connected to the first bit line; a second bit line of a second memory bank; a second middle input/output line configured to be electrically connected to the second bit line; and a shared local input/output line configured to be electrically connected to the first and second middle input/output lines. A bank selection signal controls both the electrical connection between the shared local input/output line and the first middle input/output line and the electrical connection between the shared local input/output line and the second middle input/output line.Type: ApplicationFiled: April 30, 2012Publication date: August 23, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Seung Wook KWACK, Kae Dal KWACK
-
Publication number: 20110216595Abstract: A flash memory using hot carrier injection and a method of operating the same are provided. A plurality of strings constituting a page are formed on a single p-well and share the p-well. During a program operation, a string selection transistor is turned off, and electrons are accumulated in a source or drain region in response to a bias voltage applied to the p-well. Thereafter, the accumulated electrons are trapped in a charge trap layer of a memory cell in response to a program voltage applied through a word line. Also, during an erase operation, holes accumulated in response to a bias voltage applied to the p-well are trapped in the charge trap layer in response to an erase voltage. The flash memory performs NAND-type program and erase operations using hot carrier injection.Type: ApplicationFiled: September 9, 2009Publication date: September 8, 2011Inventors: Han-Sub Yoon, Jong-Suk Lee, Kae-Dal Kwack
-
Patent number: 7927951Abstract: A non-volatile memory device includes a semiconductor substrate, first and second control gates, and first and second charge storage patterns. The semiconductor substrate includes a protruding active pin having a source region, a drain region and a channel region located between the source and drain regions. The first control gate is located on a first sidewall of the channel region, and the second control gate is located on a second sidewall of the channel region. The second control gate is separated from the first control gate. The first charge storage pattern is located between the first sidewall and the first control gate, and the second charge storage pattern is located between the second sidewall and the second control gate.Type: GrantFiled: November 30, 2010Date of Patent: April 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Whan Kim, Kae-Dal Kwack, Sang-Su Park
-
Publication number: 20110085393Abstract: A semiconductor memory apparatus includes: a first bit line of to a first memory bank; a first middle input/output line configured to be electrically connected to the first bit line; a second bit line of a second memory bank; a second middle input/output line configured to be electrically connected to the second bit line; and a shared local input/output line configured to be electrically connected to the first and second middle input/output lines. A bank selection signal controls both the electrical connection between the shared local input/output line and the first middle input/output line and the electrical connection between the shared local input/output line and the second middle input/output line.Type: ApplicationFiled: December 31, 2009Publication date: April 14, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Seung Wook KWACK, Kae Dal KWACK
-
Publication number: 20110075503Abstract: A main decoding circuit includes a shared column selection signal generating unit and a switching unit. The shared column selection signal generating unit receives a column decoding signal to generate a shared column selection signal. The switching unit selectively provides the shared column selection signal to one of a column selection line of a first memory bank and a column selection line of a second memory bank in response to a bank selection signal.Type: ApplicationFiled: December 31, 2009Publication date: March 31, 2011Applicant: Hynix Semiconductor Inc.Inventors: Seung Wook KWACK, Kae Dal KWACK
-
Publication number: 20110069555Abstract: A non-volatile memory device includes a semiconductor substrate, first and second control gates, and first and second charge storage patterns. The semiconductor substrate includes a protruding active pin having a source region, a drain region and a channel region located between the source and drain regions. The first control gate is located on a first sidewall of the channel region, and the second control gate is located on a second sidewall of the channel region. The second control gate is separated from the first control gate. The first charge storage pattern is located between the first sidewall and the first control gate, and the second charge storage pattern is located between the second sidewall and the second control gate.Type: ApplicationFiled: November 30, 2010Publication date: March 24, 2011Applicants: Samsung Electronics Co., Ltd., Industry-University Cooperation Foundation, Hanyang-UniversityInventors: Tae-Whan Kim, Kae-Dal Kwack, Sang-Su Park
-
Patent number: 7880661Abstract: An on-die thermal sensor includes an integrating analog-digital converter not requiring a negative reference voltage input. The on die thermal sensor includes a band gap unit, an integrating unit and a counting unit. The band gap unit senses a temperature to output a first voltage corresponding to the sensed temperature. The integrating unit integrates a difference between a reference voltage and a comparing voltage to output a second voltage wherein the comparing voltage has a voltage level higher than that of the reference voltage. The counting unit counts clocks of a clock signal input thereto until the second voltage reaches the first voltage, thereby outputting a thermal code corresponding to the voltage level of the first voltage.Type: GrantFiled: June 29, 2007Date of Patent: February 1, 2011Assignees: Hynix Semiconductor Inc., Industry-University Cooperation Foundation Hanyang UniversityInventors: Chun-Seok Jeong, Jae-Jin Lee, Joong-Sik Kih, Jong-Man Im, Jae-Woong Choi, Myoung-Jun Chai, Kae-Dal Kwack
-
Patent number: 7863673Abstract: A non-volatile memory device includes a semiconductor substrate, first and second control gates, and first and second charge storage patterns. The semiconductor substrate includes a protruding active pin having a source region, a drain region and a channel region located between the source and drain regions. The first control gate is located on a first sidewall of the channel region, and the second control gate is located on a second sidewall of the channel region. The second second control gate is separated from the first control gate. The first charge storage pattern is located between the first sidewall and the first control gate, and the second charge storage pattern is located between the second sidewall and the second control gate.Type: GrantFiled: February 13, 2009Date of Patent: January 4, 2011Assignees: Samsung Electronics Co., Ltd., Industry-University Cooperation Foundation, Hanyang-UniversityInventors: Tae-Whan Kim, Kae-Dal Kwack, Sang-Su Park
-
Patent number: 7706159Abstract: A charge pump for a DC-DC converter includes an input terminal receiving an input voltage, an output terminal outputting an output voltage, a plurality of charge pumping stages connected in series between the input terminal and the output terminal, and a voltage level shifter shifting voltage levels of first and second gate clock signals so that received first and second gate clock signals have a predetermined amplitude. Therefore, the charge pump can increase power efficiency by maximizing a magnitude of VGS. A DC-DC converter using the charge pump can also be applied to a portable device, for minimizing power consumption, and a method for improving power efficiency of the DC-DC converter is provided.Type: GrantFiled: May 26, 2006Date of Patent: April 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Whan Kim, Kae-Dal Kwack, Hong-Jae Shin
-
Publication number: 20090206385Abstract: A non-volatile memory device includes a semiconductor substrate, first and second control gates, and first and second charge storage patterns. The semiconductor substrate includes a protruding active pin having a source region, a drain region and a channel region located between the source and drain regions. The first control gate is located on a first sidewall of the channel region, and the second control gate is located on a second sidewall of the channel region. The second control gate is separated from the first control gate. The first charge storage pattern is located between the first sidewall and the first control gate, and the second charge storage pattern is located between the second sidewall and the second control gate.Type: ApplicationFiled: February 13, 2009Publication date: August 20, 2009Applicants: SAMSUNG ELECTRONICS CO., LTD., INDUSTRY-UNIVERSITY COOPERATION FOUNDATIONInventors: Tae-Whan KIM, Kae-Dal KWACK, Sang-Su PARK
-
Publication number: 20090108327Abstract: Provided may be a gate pattern, flash memory and methods of manufacturing and operating the same. A gate pattern may include a floating gate on a tunneling dielectric layer, an inter-gate dielectric layer on the floating gate, a first control gate on the inter-gate dielectric layer, and a second control gate on the inter-gate dielectric layer and spaced apart from the first control gate. Each of the control gates sets four states according to an application time of a program voltage applied to the control gates. Thus, one control gate may program 2-bit data.Type: ApplicationFiled: October 24, 2008Publication date: April 30, 2009Inventors: Tae-Whan Kim, Kyeong-Rock Kim, Kae-Dal Kwack
-
Patent number: 7521978Abstract: A clock driver is provided. A first driving unit is configured with a plurality of drivers and receives a first clock signal to drive a first pumping clock. A second driving unit is configured with a plurality of drivers and receives a second clock signal to drive a second pumping clock. A charge recycling switch is connected between an output terminal of the first driving unit and an output terminal of the second driving unit. A switch controller selectively transfers an input clock signal of the first or second driving unit to the charge recycling switch in response to the first and second pumping clock signals.Type: GrantFiled: June 29, 2006Date of Patent: April 21, 2009Assignee: Hynix Semiconductor Inc.Inventors: Dong-Hwan Kim, Si-Nae Kim, Kae-Dal Kwack, Jae-Jin Lee
-
Publication number: 20080180300Abstract: An on-die thermal sensor includes an integrating analog-digital converter not requiring a negative reference voltage input. The on die thermal sensor includes a band gap unit, an integrating unit and a counting unit. The band gap unit senses a temperature to output a first voltage corresponding to the sensed temperature. The integrating unit integrates a difference between a reference voltage and a comparing voltage to output a second voltage wherein the comparing voltage has a voltage level higher than that of the reference voltage. The counting unit counts clocks of a clock signal input thereto until the second voltage reaches the first voltage, thereby outputting a thermal code corresponding to the voltage level of the first voltage.Type: ApplicationFiled: June 29, 2007Publication date: July 31, 2008Inventors: Chun-Seok Jeong, Jae-Jin Lee, Joong-Sik Kih, Jong-Man Im, Jae-Woong Choi, Myoung-Jun Chai, Kae-Dal Kwack
-
Publication number: 20080122815Abstract: A display apparatus includes a display panel; a light source unit including a plurality of first point light sources and a plurality of second point light sources, wherein the point light sources supply light to the display panel; an optical film including a plurality of openings, wherein each opening exposes a first point light source, and is provided between the display panel and the light source unit at a distance from the light source unit; and a light source driver which supplies a driving power to the first point light sources if a three-dimensional image is displayed on the display panel, and supplies the driving power to the second point light sources if a two-dimensional image is displayed on the display panel.Type: ApplicationFiled: October 3, 2007Publication date: May 29, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Jung-young SON, Vladimir V. Saveljev, Yong-jin Choi, Hyo-soon Eom, Kae-dal Kwack
-
Publication number: 20070103220Abstract: A clock driver is provided. A first driving unit is configured with a plurality of drivers and receives a first clock signal to drive a first pumping clock. A second driving unit is configured with a plurality of drivers and receives a second clock signal to drive a second pumping clock. A charge recycling switch is connected between an output terminal of the first driving unit and an output terminal of the second driving unit. A switch controller selectively transfers an input clock signal of the first or second driving unit to the charge recycling switch in response to the first and second pumping clock signals.Type: ApplicationFiled: June 29, 2006Publication date: May 10, 2007Inventors: Dong-Hwan Kim, Si-Nae Kim, Kae-Dal Kwack, Jae-Jin Lee
-
Publication number: 20060290615Abstract: A display device, which includes a plurality of pixels; a data driver for outputting data signals to the pixels; a bias current outputting unit for outputting a bias current having a predetermined magnitude; a plurality of driving current outputting units for outputting driving currents to the pixels; and a first switch connected between the bias current outputting unit and the driving current outputting units for selecting one of the driving current outputting units to connect to the bias current outputting unit, wherein the magnitudes of the driving currents are substantially the same as a magnitude of the bias current.Type: ApplicationFiled: June 15, 2006Publication date: December 28, 2006Inventors: Tae-Whan Kim, Kae-Dal Kwack, Hong-Jae Shin
-
Publication number: 20060279352Abstract: A charge pump for a DC-DC converter includes an input terminal receiving an input voltage, an output terminal outputting an output voltage, a plurality of charge pumping stages connected in series between the input terminal and the output terminal, and a voltage level shifter shifting voltage levels of first and second gate clock signals so that received first and second gate clock signals have a predetermined amplitude. Therefore, the charge pump can increase power efficiency by maximizing a magnitude of VGS. A DC-DC converter using the charge pump can also be applied to a portable device, for minimizing power consumption, and a method for improving power efficiency of the DC-DC converter is provided.Type: ApplicationFiled: May 26, 2006Publication date: December 14, 2006Inventors: Tae-Whan Kim, Kae-Dal Kwack, Hong-Jae Shin