Patents by Inventor Kai Di Feng
Kai Di Feng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080142861Abstract: A structure comprising a first doped region, a second doped region, a third doped region, and a first shallow trench isolation structure formed within a substrate. The first doped region comprises a first dopant having a first polarity. The second doped region forms a first electrode of a capacitor. The third doped region forms a second electrode of the capacitor. Each of the second doped region and the third doped region comprises a second dopant having a second polarity. The first shallow trench isolation structure is formed between the second doped region and the third doped region. The capacitor comprises a main capacitance. The structure comprises a first parasitic capacitance and a second parasitic capacitance. The first parasitic capacitance is about equal to the second parasitic capacitance.Type: ApplicationFiled: February 12, 2008Publication date: June 19, 2008Inventors: David S. Collins, Hanyi Ding, Kai Di Feng, Zhong-Xiang He, Xuefeng Liu
-
Patent number: 7362184Abstract: A circuit and method for monitoring a frequency divider. The circuit including a phase locked loop circuit including a voltage controlled oscillator and a feedback frequency divider, an output of the voltage controlled oscillator connected to an input of the feedback frequency divider, and output of the feedback frequency divider coupled to an input of the voltage controlled oscillator; and a frequency divider monitor having a first input, a second input and an output, the first input of the frequency divider monitor connected to the output of the voltage controlled oscillator and the second input of the frequency divider monitor coupled to an output of the feedback frequency divider.Type: GrantFiled: February 28, 2006Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Kai Di Feng, Zhenrong Jin
-
Publication number: 20070278618Abstract: A structure and associated method for forming a structure. The structure comprises a first doped region, a second doped region, a third doped region, and a first shallow trench isolation structure formed within a substrate. The first doped region comprises a first dopant having a first polarity. The second doped region forms a first electrode of a capacitor. The third doped region forms a second electrode of the capacitor. Each of the second doped region and the third doped region comprises a second dopant having a second polarity. The first shallow trench isolation structure is formed between the second doped region and the third doped region. The capacitor comprises a main capacitance. The structure comprises a first parasitic capacitance and a second parasitic capacitance. The first parasitic capacitance is about equal to the second parasitic capacitance.Type: ApplicationFiled: June 2, 2006Publication date: December 6, 2007Inventors: David S. Collins, Hanyi Ding, Kai Di Feng, Zhong-Xiang He, Xuefeng Liu
-
Patent number: 7271693Abstract: An inductor formed on an integrated circuit chip including one or more inner layers between two or more outer layers, inductor metal winding turns included in one or more inner layers, and a magnetic material forming the two or more outer layers and the one or more inner layers. In one embodiment, the magnetic material is a photoresist paste having magnetic particles. In another embodiment, the magnetic material is a series of magnetic metallic strips disposed on each of first and second portions of the two or more outer layers and on each of the one or more inner layers. The series of magnetic metallic strips on the first and second portions form a grid pattern. Other embodiments include an adjustable controlled compound deposit and control windings with adjustable electrical currents.Type: GrantFiled: April 7, 2006Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai Di Feng, Zhong-Xiang He, Xuefeng Liu
-
Patent number: 7250778Abstract: Wafer-level testing is performed on an electronic device to be used in an optical communications system. An optical test signal is generated and is provided to a first photo detector. An electrical output of the first photo detector is supplied to the electronic device on the wafer. An electrical output from the electronic device on the wafer is used to drive a light source. An optical output of the light source is supplied to a second photo detector and an electrical signal output from the second photo detector is examined.Type: GrantFiled: December 7, 2004Date of Patent: July 31, 2007Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Patent number: 7061359Abstract: An inductor formed on an integrated circuit chip including one or more inner layers (12) between two or more outer layers (14), inductor metal winding turns (16) included in one or more inner layers (12), and a magnetic material forming the two or more outer layers (14) and the one or more inner layers (12). In one embodiment, the magnetic material is a photoresist paste having magnetic particles. In another embodiment, the magnetic material is a series of magnetic metallic strips (32 and 36) disposed on each of the first and second portions (30 and 34, respectively) of the two or more outer layers (14) and on each of the one or more inner layers (12). The series of magnetic metallic strips on the first and second portions (30, 34) form a grid pattern. Other embodiments include an adjustable controlled compound deposit and control windings with adjustable electrical currents.Type: GrantFiled: June 30, 2003Date of Patent: June 13, 2006Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai Di Feng, Zhong-Xiang He, Xuefeng Liu
-
Patent number: 7012440Abstract: Wafer-level testing is performed on an electronic device to be used in an optical communications system. An optical test signal is generated and is provided to a first photo detector. An electrical output of the first photo detector is supplied to the electronic device on the wafer. An electrical output from the electronic device on the wafer is used to drive a light source. An optical output of the light source is supplied to a second photo detector and an electrical signal output from the second photo detector is examined.Type: GrantFiled: March 2, 2004Date of Patent: March 14, 2006Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Patent number: 6990644Abstract: A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.Type: GrantFiled: April 18, 2002Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Publication number: 20040263310Abstract: An inductor formed on an integrated circuit chip including one or more inner layers (12) between two or more outer layers (14), inductor metal winding turns (16) included in one or more inner layers (12), and a magnetic material forming the two or more outer layers (14) and the one or more inner layers (12). In one embodiment, the magnetic material is a photoresist paste having magnetic particles. In another embodiment, the magnetic material is a series of magnetic metallic strips (32 and 36) disposed on each of the first and second portions (30 and 34, respectively) of the two or more outer layers (14) and on each of the one or more inner layers (12). The series of magnetic metallic strips on the first and second portions (30, 34) form a grid pattern. Other embodiments include an adjustable controlled compound deposit and control windings with adjustable electrical currents.Type: ApplicationFiled: June 30, 2003Publication date: December 30, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hanyi Ding, Kai Di Feng, Zhong-Xiang He, Xuefeng Liu
-
Publication number: 20040169519Abstract: Wafer-level testing is performed on an electronic device to be used in an optical communications system. An optical test signal is generated and is provided to a first photo detector. An electrical output of the first photo detector is supplied to the electronic device on the wafer. An electrical output from the electronic device on the wafer is used to drive a light source. An optical output of the light source is supplied to a second photo detector and an electrical signal output from the second photo detector is examined.Type: ApplicationFiled: March 2, 2004Publication date: September 2, 2004Inventor: Kai Di Feng
-
Patent number: 6731122Abstract: Wafer-level testing is performed on an electronic device to be used in an optical communications system. An optical test signal is generated and is provided to a first photo detector. An electrical output of the first photo detector is supplied to the electronic device on the wafer. An electrical output from the electronic device on the wafer is used to drive a light source. An optical output of the light source is supplied to a second photo detector and an electrical signal output from the second photo detector is examined.Type: GrantFiled: August 14, 2001Date of Patent: May 4, 2004Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Patent number: 6700424Abstract: An input buffer for an optical receiver or transceiver which provides symmetrical hysteresis and zero static current, comprises two field effect transistors (FETs) which form the basic buffer logic circuit, two FETs which respectively provide offset voltages to the buffer logic FETs, and two FETs which provide positive feedback. In the preferred embodiment the input buffer provides multiple-channels, each channel comprising a component inverter designed to provide zero static current and symmetrical hysteresis for a different input signal mode.Type: GrantFiled: July 13, 2001Date of Patent: March 2, 2004Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Publication number: 20030197534Abstract: A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.Type: ApplicationFiled: April 18, 2002Publication date: October 23, 2003Applicant: International Business Machines CorporationInventor: Kai Di Feng
-
Publication number: 20030034787Abstract: Wafer-level testing is performed on an electronic device to be used in an optical communications system. An optical test signal is generated and is provided to a first photo detector. An electrical output of the first photo detector is supplied to the electronic device on the wafer. An electrical output from the electronic device on the wafer is used to drive a light source. An optical output of the light source is supplied to a second photo detector and an electrical signal output from the second photo detector is examined.Type: ApplicationFiled: August 14, 2001Publication date: February 20, 2003Inventor: Kai Di Feng
-
Publication number: 20020057120Abstract: An input buffer for an optical receiver or transceiver which provides symmetrical hysteresis and zero static current, comprises two field effect transistors (FETs) which form the basic buffer logic circuit, two FETs which respectively provide offset voltages to the buffer logic FETs, and two FETs which provide positive feedback. In the preferred embodiment the input buffer provides multiple-channels, each channel comprising a component inverter designed to provide zero static current and symmetrical hysteresis for a different input signal mode.Type: ApplicationFiled: July 13, 2001Publication date: May 16, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Kai Di Feng
-
Patent number: 6175434Abstract: An infrared communication device with an adaptive configuration controller for programming system parameter settings with command codes. The adaptive configuration controller comprises a number of shift registers and control circuits. The registers store command codes for configuring system parameters including bandwidth, sensitivity and LED drive current. The codes are obtained from an external source. The capability to program the system parameter settings allows the communication device to be adapted or reconfigured for optimal operation in response to changes in the environment without the need for removing or adding external components.Type: GrantFiled: December 18, 1997Date of Patent: January 16, 2001Assignee: International Business Machines CorporationInventor: Kai Di Feng
-
Patent number: 6111441Abstract: A low power selector circuit is described which permits control of multiple configurations of an integrated circuit chip without external pull-up or pull-down resistors or additional lead frame pins. The selector circuit has a gated pull-up resistor formed on the chip, controlled by a sampling latch, When enabled by a power-on reset circuit, the latch samples voltage on the terminal input pad; the latch shuts off the pull-up resistor when a grounded terminal input pad is detected. This circuit thus samples the voltage of a pad of the chip to determine whether it has been grounded; this information may be used to control various chip functions. Very little power consumption is required.Type: GrantFiled: February 17, 1999Date of Patent: August 29, 2000Assignee: International Business Machines CorporationInventors: Lee F. Hartley, Kai Di Feng
-
Patent number: 6034802Abstract: This invention provides a solution to the problem of determining how long the peak value detected for the first pulse be kept, and when should it be updated. In infrared communication, the communication distance may vary over time during the transmission. For instance in a mobile infrared telephone the users generally are moving with respect to each other. The signal amplitude changes within a very large range over time and the receiver expected to operate in this environment must also handle a large number of different communication protocols. It uses the instant signal as a basis for adjusting the threshold. The present invention is capable of accepting a wide input dynamic range of signals up to and beyond five orders of magnitude (50 dB). This is accomplished while overcoming the difficulties presented by many communications protocols, by providing a technique in which the output pulse width of an amplified photo detector input is not strongly dependent upon the input signal amplitude.Type: GrantFiled: December 24, 1997Date of Patent: March 7, 2000Assignee: International Business Machines CorporationInventor: Kai Di Feng