Patents by Inventor Kaladhar Radhakrishnan
Kaladhar Radhakrishnan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11462463Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a package substrate having a surface; a die having a first surface and an opposing second surface; and a chiplet having a first surface and an opposing second surface, wherein the chiplet is between the surface of the package substrate and the first surface of the die, wherein the first surface of the chiplet is coupled to the surface of the package substrate and the second surface of the chiplet is coupled to the first surface of the die, and wherein the chiplet includes: a capacitor at the first surface; and an element at the second surface, wherein the element includes a switching transistor or a diode.Type: GrantFiled: September 27, 2018Date of Patent: October 4, 2022Assignee: Intel CorporationInventors: Adel A. Elsherbini, Kaladhar Radhakrishnan, Krishna Bharath, Shawna M. Liff, Johanna M. Swan
-
Publication number: 20220310512Abstract: A microelectronics package comprising a substrate, the substrate comprising a dielectric and at least first and second conductor level within the dielectric, where the first and second conductor levels are separated by at least one dielectric layer. The microelectronics package comprises an inductor structure that comprises a magnetic core. The magnetic core is at least partially embedded within the dielectric. The inductor structure comprises a first trace in the first conductor level, a second trace in the second conductor level, and a via interconnect connecting the first and second traces. The first trace and the second trace extend at least partially within the magnetic core.Type: ApplicationFiled: June 13, 2022Publication date: September 29, 2022Applicant: INTEL CORPORATIONInventors: Huong Do, Kaladhar Radhakrishnan, Krishna Bharath, Yikang Deng, Amruthavalli P. Alur
-
Patent number: 11450560Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a first die having a first surface and an opposing second surface, wherein the first die is in a first dielectric layer; a magnetic core inductor, having a first surface and an opposing second surface, in the first dielectric layer, wherein the magnetic core inductor may include a first conductive pillar at least partially surrounded by a magnetic material, and a second conductive pillar coupled to the first conductive pillar; and a second die having a first surface and an opposing second surface, wherein the second die is in a second dielectric layer, and wherein the first surface of the second die is coupled to the second surface of the magnetic core inductor.Type: GrantFiled: September 24, 2018Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Krishna Bharath, Adel A. Elsherbini, Shawna M. Liff, Kaladhar Radhakrishnan, Zhiguo Qian, Johanna M. Swan
-
Publication number: 20220293327Abstract: An inductor can be formed in a coreless electronic substrate, such that the fabrication process does not result in the magnetic material used in the inductor leaching into plating and/or etching solutions/chemistries, and results in a unique inductor structure. This may be achieved by forming conductive vias with a lithographic process, rather than a standard laser process, in combination with panel planarization to prevent exposure of the magnetic material to the plating and/or etching solutions/chemistries.Type: ApplicationFiled: March 11, 2021Publication date: September 15, 2022Applicant: Intel CorporationInventors: Sanka Ganesan, Sri Chaitra Jyotsna Chavali, Robert L. Sankman, Anne Augustine, Kaladhar Radhakrishnan
-
Patent number: 11437294Abstract: Embodiments disclosed herein include electronics packages with improved thermal pathways. In an embodiment, an electronics package includes a package substrate. In an embodiment, the package substrate comprises a plurality of backside layers, a plurality of front-side layers, and a core layer between the plurality of backside layers and the plurality of front-side layers. In an embodiment, an inductor is embedded in the plurality of backside layers. In an embodiment, a plurality of bumps are formed over the front-side layers and thermally coupled to the inductor. In an embodiment, the plurality of bumps are thermally coupled to the core layer by a plurality of vias.Type: GrantFiled: August 9, 2018Date of Patent: September 6, 2022Assignee: Intel CorporationInventors: Sameer Shekhar, Amit Kumar Jain, Kaladhar Radhakrishnan, Jonathan P. Douglas, Chin Lee Kuan
-
Patent number: 11404364Abstract: A microelectronics package comprises a substrate that comprises a dielectric and at least two conductor layers within the dielectric, and an inductor structure having a magnetic core at least partially within the dielectric and extending at least between a first conductor layer and a second conductor layer. The inductor structure comprises at least one conductor that extends horizontally at least partially within the magnetic core. The conductor extends in the z-direction within the magnetic core between the first conductor layer and the second conductor layer. One or more vias extend within the dielectric adjacent to the magnetic core between the first conductor layer and the second conductor layer. The conductor of the inductor has a length extending through the magnetic core that is greater than a width of the conductor.Type: GrantFiled: August 22, 2018Date of Patent: August 2, 2022Assignee: Intel CorporationInventors: Huong Do, Kaladhar Radhakrishnan, Krishna Bharath, Yikang Deng, Amruthavalli P. Alur
-
Patent number: 11393751Abstract: A microelectronics package comprising a substrate, the substrate comprising a dielectric and at least first and second conductor level within the dielectric, where the first and second conductor levels are separated by at least one dielectric layer. The microelectronics package comprises an inductor structure that comprises a magnetic core. The magnetic core is at least partially embedded within the dielectric. The inductor structure comprises a first trace in the first conductor level, a second trace in the second conductor level, and a via interconnect connecting the first and second traces. The first trace and the second trace extend at least partially within the magnetic core.Type: GrantFiled: August 21, 2018Date of Patent: July 19, 2022Assignee: Intel CorporationInventors: Huong Do, Kaladhar Radhakrishnan, Krishna Bharath, Yikang Deng, Amruthavalli P. Alur
-
Patent number: 11380652Abstract: An apparatus is provided which comprises: a first set of one or more contacts on a first die surface, the first set of one or more contacts to couple with contacts of an integrated circuit die, one or more multi-level voltage clamps coupled with the first set of one or more contacts, the one or more multi-level voltage clamps switchable between two or more voltages, one or more integrated voltage regulators coupled with the one or more multi-level voltage clamps, the one or more integrated voltage regulators to provide an output voltage, one or more through silicon vias (TSVs) coupled with the one or more integrated voltage regulators, and a second set of one or more contacts on a second die surface, opposite the first die surface, the second set of one or more contacts coupled with the one or more TSVs, and the second set of one or more contacts to couple with contacts of a package substrate. Other embodiments are also disclosed and claimed.Type: GrantFiled: September 29, 2017Date of Patent: July 5, 2022Assignee: Intel CorporationInventors: Beomseok Choi, Kaladhar Radhakrishnan, William Lambert, Michael Hill, Krishna Bharath
-
Patent number: 11335616Abstract: A semiconductor package may include a composite magnetic inductor that is formed integral with the semiconductor substrate. The composite magnetic inductor may include a composite magnetic resin layer and a plurality of conductive layers arranged such that the composite magnetic resin layer is interleaved between successive conductive layers. The resultant composite magnetic inductor may be disposed between dielectric layers. A core layer may be disposed proximate the composite magnetic inductor. A build-up layer may be disposed proximate the core layer or proximate the composite magnetic inductor in a coreless semiconductor substrate. A semiconductor die may couple to the build-up layer. The composite magnetic inductor beneficially provides a greater inductance than external inductors coupled to the semiconductor package.Type: GrantFiled: April 28, 2017Date of Patent: May 17, 2022Assignee: Intel CorporationInventors: Malavarayan Sankarasubramanian, Yongki Min, Ashay A. Dani, Kaladhar Radhakrishnan
-
Publication number: 20220093565Abstract: Embodiments disclosed herein include voltage regulators VR integrated into an electronic device. In an embodiment, an electronic device comprises a package substrate, a first die electrically coupled to the package substrate, and a second die with a first surface facing the first die and second surface facing the package substrate that is electrically coupled to the package substrate and the first die. In an embodiment, the second die is between the package substrate and the first die. In an embodiment, the second die comprises voltage regulation (VR) circuitry. In an embodiment current is received by the second die through only the first surface and the current only exits the second die through the second surface.Type: ApplicationFiled: September 24, 2020Publication date: March 24, 2022Inventors: Kaladhar RADHAKRISHNAN, Krishna BHARATH
-
Publication number: 20220093537Abstract: Embodiments disclosed herein include electronic packages with embedded inductors. In an embodiment, an electronic package comprises a package substrate, where the package substrate comprises a plurality of dielectric layers. In an embodiment, the electronic package further comprises an inductor embedded in the package substrate, where the inductor comprises: a trace with a first end and a second end. In an embodiment, a magnetic material surrounds the trace between the first end and the second end. In an embodiment, a first via is connected to the first end, and a second via is connected to the second end.Type: ApplicationFiled: September 24, 2020Publication date: March 24, 2022Inventor: Kaladhar RADHAKRISHNAN
-
Publication number: 20220094256Abstract: Embodiments disclosed herein include two stage voltage regulators for electronic systems. In an embodiment, a voltage regulator comprises a switched capacitor voltage regulator (SCVR). In an embodiment, the SCVR receives a first voltage as an input and outputs a plurality of SCVR output voltages. In an embodiment, the voltage regulator further comprises a low-dropout (LDO) regulator. In an embodiment, the LDO regulator receives one or more of the plurality of SCVR output voltages as LDO input voltages, and where the LDO regulator outputs a second voltage.Type: ApplicationFiled: September 18, 2020Publication date: March 24, 2022Inventors: Kaladhar RADHAKRISHNAN, Beomseok CHOI, Michael HILL
-
Publication number: 20220094263Abstract: Embodiments disclosed herein include inductor arrays. In an embodiment, an inductor array comprises a first inductor with a first inductance. In an embodiment, the first inductor is switched at a first frequency. In an embodiment, the inductor array further comprises a second inductor with a second inductance that is different than the first inductance. In an embodiment, the second inductor is switched at a second frequency that is different than the first frequency.Type: ApplicationFiled: September 23, 2020Publication date: March 24, 2022Inventors: Krishna BHARATH, Christopher SCHAEF, William J. LAMBERT, Kaladhar RADHAKRISHNAN
-
Patent number: 11215662Abstract: Techniques and mechanisms for mitigating damage to voltage regulator (VR) circuitry of a packaged device. In an embodiment, the VR circuitry comprises a circuit leg between a first node and a second node. During a burn-in process, the VR circuitry provides a regulated output voltage to a load circuit via the first node, wherein the output voltage is based on a supply voltage received via the second node. While the VR circuitry provides the regulated output voltage to the load circuit, a supply current is provided to the load circuit via a path which is independent of any leg which is between the first node and the second node. In another embodiment, an integrated circuit (IC) chip of the packaged device comprises the load circuit, and the leg further comprises an off-chip coil structure which is distinct from the IC chip.Type: GrantFiled: June 27, 2018Date of Patent: January 4, 2022Assignee: Intel CorporationInventors: William Lambert, Kaladhar Radhakrishnan, Michael Hill
-
Patent number: 11211866Abstract: An adjustable inductance system includes a plurality of inductor modules coupled to a corresponding plurality of loads and a pool of at least one floating inductor module that may be coupled in parallel with any one of the plurality of inductor modules. A control circuit monitors the current drawn through the inductor module by the load. If current draw exceeds a threshold, the control circuit couples a floating inductor module to the load. Using the current drawn by the load, the control circuit determines an appropriate inductance value and determines an appropriate inductor configuration for the inductor module, the floating inductor module, or both the inductor module and the floating inductor module to achieve the determined inductance value. The control circuit causes switching elements to transition to a state or position to achieve the inductor configuration.Type: GrantFiled: September 28, 2017Date of Patent: December 28, 2021Assignee: Intel CorporationInventors: William J. Lambert, Kaladhar Radhakrishnan, Beomseok Choi, Krishna Bharath, Michael J. Hill
-
Publication number: 20210327795Abstract: The present disclosure is directed to systems and methods for improving the impedance matching of semiconductor package substrates by incorporating one or more magnetic build-up layers proximate relatively large diameter, relatively high capacitance, conductive pads formed on the lower surface of the semiconductor package substrate. The one or more magnetic layers may be formed using a magnetic build-up material deposited on the lower surface of the semiconductor package substrate. Vias conductively coupling the conductive pads to bump pads on the upper surface of the semiconductor package substrate pass through and are at least partially surrounded by the magnetic build-up material.Type: ApplicationFiled: June 28, 2021Publication date: October 21, 2021Applicant: Intel CorporationInventors: Zhiguo QIAN, Kaladhar RADHAKRISHNAN, Kemal AYGUN
-
Publication number: 20210305154Abstract: Disclosed herein are magnetic structures in integrated circuit (IC) package supports, as well as related methods and devices. For example, in some embodiments, an IC package support may include a conductive line, a magnetic structure around the conductive line, and material stubs at side faces of the magnetic structure.Type: ApplicationFiled: March 25, 2020Publication date: September 30, 2021Applicant: Intel CorporationInventors: Ying Wang, Yikang Deng, Junnan Zhao, Andrew James Brown, Cheng Xu, Kaladhar Radhakrishnan
-
Patent number: 11081434Abstract: The present disclosure is directed to systems and methods for improving the impedance matching of semiconductor package substrates by incorporating one or more magnetic build-up layers proximate relatively large diameter, relatively high capacitance, conductive pads formed on the lower surface of the semiconductor package substrate. The one or more magnetic layers may be formed using a magnetic build-up material deposited on the lower surface of the semiconductor package substrate. Vias conductively coupling the conductive pads to bump pads on the upper surface of the semiconductor package substrate pass through and are at least partially surrounded by the magnetic build-up material.Type: GrantFiled: August 13, 2020Date of Patent: August 3, 2021Assignee: Intel CorporationInventors: Zhiguo Qian, Kaladhar Radhakrishnan, Kemal Aygun
-
Publication number: 20210183846Abstract: A processor module comprises an integrated circuit component attached to a power interposer. One or more voltage regulator modules attach to the power interposer via interconnect sockets and the power interposer routes regulated power signals generated by the voltage regulator modules to the integrated circuit component. Input power signals are provided to the voltage regulator from the system board via straight pins, a cable connector, or another type of connector. The integrated circuit component's I/O signals are routed through the power interposer to a system board via a socket located between the power interposer and the socket. Not having to route regulated power signals from a system board through a socket to an integrated circuit component can result in a system board with fewer layers, which can reduce overall system cost, as well as creating more area available in the remaining layers for I/O signal entry to the socket.Type: ApplicationFiled: February 25, 2021Publication date: June 17, 2021Applicant: Intel CorporationInventors: Jeffory L. Smalley, Thomas Holden, Russell J. Wunderlich, Farzaneh Yahyaei-Moayyed, Mohanraj Prabhugoud, Horthense Delphine Tamdem, Vijaya Boddu, Kaladhar Radhakrishnan, Timothy Glen Hanna, Krishna Bharath, Judy Amanor-Boadu, Mark A. Schmisseur, Srikant Nekkanty, Luis E. Rosales Galvan
-
Publication number: 20210104475Abstract: Embodiments include an inductor, a method to form the inductor, and a semiconductor package. An inductor includes a plurality of plated-through-hole (PTH) vias in a substrate layer, and a plurality of magnetic interconnects with a plurality of openings in the substrate layer. The openings of the magnetic interconnects surround the PTH vias. The inductor also includes an insulating layer in the substrate layer, a first conductive layer over the PTH vias, magnetic interconnects, and insulating layer, and a second conductive layer below the PTH vias, magnetic interconnects, and insulating layer. The insulating layer surrounds the PTH vias and magnetic interconnects. The magnetic interconnects may have a thickness substantially equal to a thickness of the PTH vias. The magnetic interconnects may be shaped as hollow cylindrical magnetic cores with magnetic materials. The magnetic materials may include ferroelectric, conductive, or epoxy materials. The hollow cylindrical magnetic cores may be ferroelectric cores.Type: ApplicationFiled: October 8, 2019Publication date: April 8, 2021Inventors: Kaladhar RADHAKRISHNAN, Krishna BHARATH, Clive HENDRICKS