Patents by Inventor Karim S. Boutros
Karim S. Boutros has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8680536Abstract: A HEMT device has a substrate; a buffer layer disposed above the substrate; a carrier supplying layer disposed above the buffer layer; a gate element penetrating the carrier supplying layer; and a drain element disposed on the carrier supplying layer. The carrier supplying layer has a non-uniform thickness between the gate element and the drain element, the carrier supplying layer having a relatively greater thickness adjacent the drain element and a relatively thinner thickness adjacent the gate element. A non-uniform two-dimensional electron gas conduction channel is formed in the carrier supplying layer, the two-dimensional electron gas conduction channel having a non-uniform profile between the gate and drain elements.Type: GrantFiled: May 23, 2012Date of Patent: March 25, 2014Assignee: HRL Laboratories, LLCInventors: Sameh G. Khalil, Karim S. Boutros
-
Publication number: 20140051221Abstract: A high electron mobility field effect transistor (HEMT) includes a two dimensional electron gas (2DEG) in the drift region between the gate and the drain that has a non-uniform lateral 2DEG distribution that increases in a direction in the drift region from the gate to the drain.Type: ApplicationFiled: October 25, 2013Publication date: February 20, 2014Applicant: HRL LABORATORIES, LLCInventors: Sameh Khalil, Karim S. Boutros
-
Patent number: 8653559Abstract: A field effect transistor (FET) includes source and drain electrodes, a channel layer, a barrier layer over the channel layer, a passivation layer covering the barrier layer for passivating the barrier layer, a gate electrode extending through the barrier layer and the passivation layer, and a gate dielectric surrounding a portion of the gate electrode that extends through the barrier layer and the passivation layer, wherein the passivation layer is a first material and the gate dielectric is a second material, and the first material is different than the second material.Type: GrantFiled: June 29, 2011Date of Patent: February 18, 2014Assignee: HRL Laboratories, LLCInventors: Andrea Corrion, Karim S. Boutros, Mary Y. Chen, Samuel J. Kim, Rongming Chu, Shawn D. Burnham
-
Publication number: 20130328061Abstract: A normally-off transistor includes a channel layer, an electron supply layer overlaying the channel layer, a source electrode and a drain electrode on the electron supply layer, an area in the electrode supply layer between the source electrode and the drain electrode treated with a fluoride based plasma followed by a chlorine based plasma treatment, a gate insulator overlaying the area, and a gate electrode overlaying the gate insulator.Type: ApplicationFiled: September 6, 2012Publication date: December 12, 2013Applicant: HRL LABORATORIES, LLC.Inventors: Rongming Chu, Brian Hughes, Andrea Corrion, Shawn D. Burnham, Karim S. Boutros
-
Publication number: 20130313611Abstract: A high electron mobility field effect transistor (HEMT) includes a two dimensional electron gas (2DEG) in the drift region between the gate and the drain that has a non-uniform lateral 2DEG distribution that increases in a direction in the drift region from the gate to the drain.Type: ApplicationFiled: May 23, 2012Publication date: November 28, 2013Applicant: HRL LABORATORIES, LLCInventors: Sameh KHALIL, Karim S. BOUTROS
-
Publication number: 20130313560Abstract: A HEMT device has a substrate; a buffer layer disposed above the substrate; a carrier supplying layer disposed above the buffer layer; a gate element penetrating the carrier supplying layer; and a drain element disposed on the carrier supplying layer. The carrier supplying layer has a non-uniform thickness between the gate element and the drain element, the carrier supplying layer having a relatively greater thickness adjacent the drain element and a relatively thinner thickness adjacent the gate element. A non-uniform two-dimensional electron gas conduction channel is formed in the carrier supplying layer, the two-dimensional electron gas conduction channel having a non-uniform profile between the gate and drain elements.Type: ApplicationFiled: May 23, 2012Publication date: November 28, 2013Applicant: HRL LABORATORIES, LLCInventors: Sameh G. Khalil, Karim S. Boutros
-
Publication number: 20130313612Abstract: A high electron mobility field effect transistor (HEMT) having a substrate, a channel layer on the substrate and a barrier layer on the channel layer includes a stress inducing layer on the barrier layer, the stress inducing layer varying the piezo-electric effect in the barrier layer in a drift region between a gate and a drain. A two dimensional electron gas (2DEG) has a non-uniform lateral distribution in the drift region between the gate and the drain.Type: ApplicationFiled: May 23, 2012Publication date: November 28, 2013Applicant: HRL LABORATORIES, LLCInventors: Sameh Khalil, Karim S. Boutros, Keisuke Shinohara
-
Patent number: 8530978Abstract: A field effect transistor (FET) having a source contact to a channel layer, a drain contact to the channel layer, and a gate contact on a barrier layer over the channel layer, the FET including a dielectric layer on the barrier layer between the source contact and the drain contact and over the gate contact, and a field plate on the dielectric layer, the field plate connected to the source contact and extending over a space between the gate contact and the drain contact and the field plate comprising a sloped sidewall in the space between the gate contact and the drain contact.Type: GrantFiled: December 6, 2011Date of Patent: September 10, 2013Assignee: HRL Laboratories, LLCInventors: Rongming Chu, Zijian “Ray” Li, Karim S. Boutros, Shawn Burnham
-
Publication number: 20130026495Abstract: A field effect transistor (FET) includes a III-Nitride channel layer, a III-Nitride barrier layer on the channel layer, wherein the barrier layer has an energy bandgap greater than the channel layer, a source electrode electrically coupled to one of the III-Nitride layers, a drain electrode electrically coupled to one of the III-Nitride layers, a gate insulator layer stack for electrically insulating a gate electrode from the barrier layer and the channel layer, the gate insulator layer stack including an insulator layer, such as SiN, and an AlN layer, the gate electrode in a region between the source electrode and the drain electrode and in contact with the insulator layer, and wherein the AlN layer is in contact with one of the III-Nitride layers.Type: ApplicationFiled: April 25, 2012Publication date: January 31, 2013Applicant: HRL LOBORATORIES, LLCInventors: Rongming Chu, David F. Brown, Xu Chen, Adam J. Williams, Karim S. Boutros
-
Publication number: 20130001646Abstract: A field effect transistor (FET) includes source and drain electrodes, a channel layer, a barrier layer over the channel layer, a passivation layer covering the barrier layer for passivating the barrier layer, a gate electrode extending through the barrier layer and the passivation layer, and a gate dielectric surrounding a portion of the gate electrode that extends through the barrier layer and the passivation layer, wherein the passivation layer is a first material and the gate dielectric is a second material, and the first material is different than the second material.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Applicant: HRL LABORATORIES, LLCInventors: Andrea Corrion, Karim S. Boutros, Mary Y. Chen, Samuel J. Kim, Rongming Chu, Shawn D. Burnham
-
Publication number: 20120211800Abstract: The present invention reduces the dynamic on resistance in the channel layer of a GaN device by etching a void in the nucleation and buffer layers between the gate and the drain. This void and the underside of the device substrate may be plated to form a back gate metal layer. The present invention increases the device breakdown voltage by reducing the electric field strength from the gate to the drain of a HEMT. This electric field strength is reduced by placing a back gate metal layer below the active region of the channel. The back gate metal layer may be in electrical contact with the source or drain.Type: ApplicationFiled: May 17, 2011Publication date: August 23, 2012Applicant: HRL LABORATORIES, LLCInventor: Karim S Boutros
-
Patent number: 8124505Abstract: A two stage plasma etching technique is described that allows the fabrication of an enhancement mode GaN HFET/HEMT. A gate recess area is formed in the Aluminum Gallium Nitride barrier layer of an GaN HFET/HEMT. The gate recess is formed by a two stage etching process. The first stage of the technique uses oxygen to oxidize the surface of the Aluminum Gallium Nitride barrier layer below the gate. Then the second stage uses Boron tricloride to remove the oxidized layer. The result is a self limiting etch process that uniformly thins the Aluminum Gallium Nitride layer below the HFET's gate region such that the two dimensional electron gas is not formed below the gate, thus creating an enhancement mode HFET.Type: GrantFiled: October 21, 2010Date of Patent: February 28, 2012Assignee: HRL Laboratories, LLCInventors: Shawn D Burnham, Karim S. Boutros
-
Patent number: 7893791Abstract: Devices and systems for using a Gallium Nitride-based (GaN-based) transistor for selectively switching signals are provided. A first transmission line is configured to connect a common connection and a first connection. A first Gallium-Nitride-based (GaN-based) transistor has a first terminal coupled to the first transmission line at a first point, a second terminal coupled to a relative ground, and a third terminal configured to be coupled to a first control connection. A second GaN-based transistor has a first terminal coupled to the first transmission line at a second point, a second terminal configured to be coupled to the relative ground, and a third terminal configured to be coupled to the first control connection.Type: GrantFiled: October 22, 2008Date of Patent: February 22, 2011Assignee: The Boeing CompanyInventors: Yin Tat Ma, Jonathan Hacker, Karim S. Boutros
-
Publication number: 20100097119Abstract: Devices and systems for using a Gallium Nitride-based (GaN-based) transistor for selectively switching signals are provided. A first transmission line is configured to connect a common connection and a first connection. A first Gallium-Nitride-based (GaN-based) transistor has a first terminal coupled to the first transmission line at a first point, a second terminal coupled to a relative ground, and a third terminal configured to be coupled to a first control connection. A second GaN-based transistor has a first terminal coupled to the first transmission line at a second point, a second terminal configured to be coupled to the relative ground, and a third terminal configured to be coupled to the first control connection.Type: ApplicationFiled: October 22, 2008Publication date: April 22, 2010Applicant: The Boeing CompanyInventors: Yin Tat Ma, Jonathan Hacker, Karim S. Boutros
-
Patent number: 7151307Abstract: A semiconductor device having at least one layer of a group III–V semiconductor material epitaxially deposited on a group III–V nucleation layer adjacent to a germanium substrate. By introducing electrical contacts on one or more layers of the semiconductor device, various optoelectronic and microelectronic circuits may be formed on the semiconductor device having similar quality to conventional group III–V substrates at a substantial cost savings. Alternatively, an active germanium device layer having electrical contacts may be introduced to a portion of the germanium substrate to form an optoelectronic integrated circuit or a dual optoelectronic and microelectronic device on a germanium substrate depending on whether the electrical contacts are coupled with electrical contacts on the germanium substrate and epitaxial layers, thereby increase the functionality of the semiconductor devices.Type: GrantFiled: November 20, 2003Date of Patent: December 19, 2006Assignee: The Boeing CompanyInventors: Karim S. Boutros, Nasser H. Karam, Dimitri D. Krut, Moran Haddad
-
Patent number: 6635507Abstract: An apparatus and method are described for making a solar cell with an integrated bypass diode. The method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.Type: GrantFiled: July 14, 1999Date of Patent: October 21, 2003Assignee: Hughes Electronics CorporationInventors: Karim S. Boutros, Dmitri D. Krut, Nasser H. Karam
-
Publication number: 20020168809Abstract: A semiconductor device having at least one layer of a group III-V semiconductor material epitaxially deposited on a group III-V nucleation layer adjacent to a germanium substrate. By introducing electrical contacts on one or more layers of the semiconductor device, various optoelectronic and microelectronic circuits may be formed on the semiconductor device having similar quality to conventional group III-V substrates at a substantial cost savings. Alternatively, an active germanium device layer having electrical contacts may be introduced to a portion of the germanium substrate to form an optoelectronic integrated circuit or a dual optoelectronic and microelectronic device on a germanium substrate depending on whether the electrical contacts are coupled with electrical contacts on the germanium substrate and epitaxial layers, thereby increase the functionality of the semiconductor devices.Type: ApplicationFiled: May 8, 2001Publication date: November 14, 2002Inventors: Karim S. Boutros, Nasser H. Karam, Dimitri Krut, Moran Haddad
-
Publication number: 20020164834Abstract: An apparatus and method for making a solar cell with an integrated bypass diode. The method comprises the steps of depositing a second layer having a first type of dopant on a first layer having an opposite type of dopant to the first type of dopant to form a solar cell, depositing a third layer having the first type of dopant on the second layer, depositing a fourth layer having the opposite type of dopant on the third layer, the third layer and fourth layer forming a bypass diode, selectively etching the third layer and the fourth layer to expose the second layer and the third layer, and applying contacts to the fourth layer, third layer, and the first layer to allow electrical connections to the assembly.Type: ApplicationFiled: April 29, 2002Publication date: November 7, 2002Inventors: Karim S. Boutros, Dmitri D. Krut, Nasser H. Karam
-
Patent number: 6350944Abstract: A reconfigurable solar panel system having a plurality of solar cells arranged in a predefined pattern on a printed circuit board having a predefined pattern of interconnection paths to form at least one solar cell module. The solar panel being made of at least one solar cell module and having the capability to be configured and reconfigured by programming at least one integrated circuit that communicates with each and every solar cell on the solar module. The present invention is capable of monitoring, controlling, and protecting the solar panel, as well as being reconfigured before, during and after the panel is assembled. With the present invention it is also possible to reconfigure the solar panel after it has been employed in an application, such as a satellite that is in orbit.Type: GrantFiled: May 30, 2000Date of Patent: February 26, 2002Assignee: Hughes Electronics CorporationInventors: Raed A. Sherif, Karim S. Boutros