Patents by Inventor Katsuji Satomi
Katsuji Satomi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9183923Abstract: A memory cell power supply circuit for each column includes a first PMOS transistor and a second PMOS transistor connected together in series between a first power supply and a second power supply. A connection point between the first and second PMOS transistors is output as a memory cell power supply. A control signal which is based on a column select signal and a write control signal is input to a gate terminal of the first PMOS transistor. A signal which is an inverted version of the signal input to the gate terminal of the first PMOS transistor is input to a gate terminal of the second PMOS transistor.Type: GrantFiled: February 4, 2014Date of Patent: November 10, 2015Assignee: SOCIONEXT INC.Inventors: Yoshinobu Yamagami, Makoto Kojima, Katsuji Satomi
-
Publication number: 20140153320Abstract: A memory cell power supply circuit for each column includes a first PMOS transistor and a second PMOS transistor connected together in series between a first power supply and a second power supply. A connection point between the first and second PMOS transistors is output as a memory cell power supply. A control signal which is based on a column select signal and a write control signal is input to a gate terminal of the first PMOS transistor. A signal which is an inverted version of the signal input to the gate terminal of the first PMOS transistor is input to a gate terminal of the second PMOS transistor.Type: ApplicationFiled: February 4, 2014Publication date: June 5, 2014Applicant: PANASONIC CORPORATIONInventors: Yoshinobu YAMAGAMI, Makoto KOJIMA, Katsuji SATOMI
-
Patent number: 8345470Abstract: A control circuit supplies a word line drive voltage to one of m word lines which corresponds to a memory cell to which data is to be written, during a word line drive period including a first period and a second period following the first period, to decrease current capabilities of first and second load transistors included in the memory cell during the first period, and increase the current capabilities of the first and second load transistors during the second period.Type: GrantFiled: January 11, 2011Date of Patent: January 1, 2013Assignee: Panasonic CorporationInventors: Katsuji Satomi, Toshio Terano, Kazuhiro Takemura, Marefusa Kurumada
-
Publication number: 20110103126Abstract: A control circuit supplies a word line drive voltage to one of m word lines which corresponds to a memory cell to which data is to be written, during a word line drive period including a first period and a second period following the first period, to decrease current capabilities of first and second load transistors included in the memory cell during the first period, and increase the current capabilities of the first and second load transistors during the second period.Type: ApplicationFiled: January 11, 2011Publication date: May 5, 2011Applicant: PANASONIC CORPORATIONInventors: Katsuji SATOMI, Toshio Terano, Kazuhiro Takemura, Marefusa Kurumada
-
Patent number: 7830710Abstract: In a semiconductor memory device 100, a non-volatile element section 4 stores information necessary for rescuing a main memory cell, as storage information, in a non-volatile element. When rescue information S3 is newly outputted by a redundancy rescue section, a rescue determination section 5 determines whether or not a main memory cell is to be rescued, based on storage information S4 stored in the non-volatile element section 4, and the rescue information S3 which is newly outputted. The non-volatile element section 4 renews the storage information based on a determination result from the rescue determination section 5. Thus, on the assumption that power is turned off each time a voltage condition is changed, the semiconductor memory device 100 is capable of determining whether or not the rescue is to be performed, based on results of testings performed under a plurality of voltage conditions.Type: GrantFiled: January 30, 2009Date of Patent: November 9, 2010Assignee: Panasonic CorporationInventors: Tomohiro Kurozumi, Hironori Akamatsu, Katsuji Satomi
-
Patent number: 7787318Abstract: A semiconductor memory device is provided which can reliably detect a memory cell which has an unstable operation due to a small memory cell current. A bit line drive circuit is provided with respect to each pair of first and second bit lines, and has a configuration which can decrease a potential of a selected one of the pair of first and second bit lines. During a test operation, the first bit line in conduction with an H-side memory holding node of a memory cell is grounded for a predetermined time, thereby reducing a potential difference between the pair of first and second bit lines.Type: GrantFiled: August 28, 2006Date of Patent: August 31, 2010Assignee: Panasonic CorporationInventor: Katsuji Satomi
-
Publication number: 20100195424Abstract: In a semiconductor memory device 100, a non-volatile element section 4 stores information necessary for rescuing a main memory cell, as storage information, in a non-volatile element. When rescue information S3 is newly outputted by a redundancy rescue section, a rescue determination section 5 determines whether or not a main memory cell is to be rescued, based on storage information S4 stored in the non-volatile element section 4, and the rescue information S3 which is newly outputted. The non-volatile element section 4 renews the storage information based on a determination result from the rescue determination section 5. Thus, on the assumption that power is turned off each time a voltage condition is changed, the semiconductor memory device 100 is capable of determining whether or not the rescue is to be performed, based on results of testings performed under a plurality of voltage conditions.Type: ApplicationFiled: January 30, 2009Publication date: August 5, 2010Inventors: Tomohiro KUROZUMI, Hironori AKAMATSU, Katsuji SATOMI
-
Patent number: 7468925Abstract: In data read, a single read global bit line is shared with a plurality of local bit lines.Type: GrantFiled: February 8, 2007Date of Patent: December 23, 2008Assignee: Panasonic CorporationInventors: Marefusa Kurumada, Katsuji Satomi
-
Publication number: 20080043554Abstract: In data read, a single read global bit line is shared with a plurality of local bit lines.Type: ApplicationFiled: February 8, 2007Publication date: February 21, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Marefusa Kurumada, Katsuji Satomi
-
Patent number: 7248523Abstract: A static random access memory (SRAM) includes a memory array, a sense amplifier circuit, a replica circuit and a dummy cell. The replica circuit has the same elements as memory cells, and includes plural replica cells which output a signal whose level corresponds to the number of stages provided to a common replica bit line. The dummy cell is connected as a load with the common replica bit line. The source of a drive transistor of the dummy cell is connected with a power source which is at the High level. This suppresses a leak current flowing from a replica bit line to the dummy cell.Type: GrantFiled: September 6, 2005Date of Patent: July 24, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hirohisa Ohtsuki, Kazuo Itoh, Katsuji Satomi, Hironori Akamatsu
-
Patent number: 7235855Abstract: Over a memory cell array region of a static RAM (random access memory), dummy wire patterns are formed such that each dummy wire pattern covers 2×2 horizontally and vertically-adjacent intersection points of word lines and bit lines, and horizontally-running wire channels and vertically-running wire channels are formed between the dummy wire patterns in a lattice configuration. Then, a signal line is automatically arranged to extend through any of the wire channels. The dummy wire patterns are provided in a layer lying on the word lines, and the signal line is provided as a metal line extending in the same layer as that of the dummy wire patterns.Type: GrantFiled: July 28, 2005Date of Patent: June 26, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Katsuji Satomi
-
Publication number: 20070047348Abstract: A semiconductor memory device is provided which can reliably detect a memory cell which has an unstable operation due to a small memory cell current. A bit line drive circuit is provided with respect to each pair of first and second bit lines, and has a configuration which can decrease a potential of a selected one of the pair of first and second bit lines. During a test operation, the first bit line in conduction with an H-side memory holding node of a memory cell is grounded for a predetermined time, thereby reducing a potential difference between the pair of first and second bit lines.Type: ApplicationFiled: August 28, 2006Publication date: March 1, 2007Inventor: Katsuji Satomi
-
Patent number: 7136318Abstract: A dummy cell includes two series-connected OFF-state transistors, one end of the series circuit which is formed by these two transistors is connected with a constant voltage source, and the other end of the series circuit is connected with a replica bit line. This suppresses a leak current flowing from the replica bit line to the dummy cell and therefore gives optimal start-up timing to a sense amplifier circuit.Type: GrantFiled: June 21, 2005Date of Patent: November 14, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hirohisa Ohtsuki, Kazuo Itoh, Katsuji Satomi, Hironori Akamatsu
-
Patent number: 7099197Abstract: A semiconductor memory device may include: (1) a word line drive circuit, having a drive transistor disposed between a positive power supply and a word line, (2) a circuit for turning the drive transistor OFF after an output of the word line drive circuit reaches a high level, and (3) a word-line-voltage increasing circuit for increasing a voltage of the word line after the drive transistor turns OFF. The word-line-voltage increasing circuit includes a coupling capacitor, one end of which is connected to the word line, and a capacitor drive circuit, an output end of which is connected to the other end of the coupling capacitor. The capacitor drive circuit switches its output from a low level to a high level at a timing when the drive transistor is OFF.Type: GrantFiled: February 6, 2004Date of Patent: August 29, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuji Satomi, Hironori Akamatsu
-
Publication number: 20060050586Abstract: A memory array, a sense amplifier circuit, a replica circuit and a dummy cell are disposed. The replica circuit has the same elements as memory cells, and includes plural replica cells which output a signal whose level corresponds to the number of stages provided to a common replica bit line. The dummy cell is connected as a load with the common replica bit line. The source of a drive transistor of the dummy cell is connected with a power source which is at the High level. This suppresses a leak current flowing from a replica bit line to the dummy cell.Type: ApplicationFiled: September 6, 2005Publication date: March 9, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hirohisa Ohtsuki, Kazuo Itoh, Katsuji Satomi, Hironori Akamatsu
-
Publication number: 20060028852Abstract: Over a memory cell array region of a static RAM (random access memory), dummy wire patterns are formed such that each dummy wire pattern covers 2×2 horizontally and vertically-adjacent intersection points of word lines and bit lines, and horizontally-running wire channels and vertically-running wire channels are formed between the dummy wire patterns in a lattice configuration. Then, a signal line is automatically arranged to extend through any of the wire channels. The dummy wire patterns are provided in a layer lying on the word lines, and the signal line is provided as a metal line extending in the same layer as that of the dummy wire patterns.Type: ApplicationFiled: July 28, 2005Publication date: February 9, 2006Inventor: Katsuji Satomi
-
Publication number: 20050286323Abstract: A dummy cell includes two series-connected OFF-state transistors, one end of the series circuit which is formed by these two transistors is connected with a constant voltage source, and the other end of the series circuit is connected with a replica bit line. This suppresses a leak current flowing from the replica bit line to the dummy cell and therefore gives optimal start-up timing to a sense amplifier circuit.Type: ApplicationFiled: June 21, 2005Publication date: December 29, 2005Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hirohisa Ohtsuki, Kazuo Itoh, Katsuji Satomi, Hironori Akamatsu
-
Patent number: 6922354Abstract: Positive/negative bit lines are arranged on a second-layer interconnection the VDD power supply interconnection is arranged between the positive/negative bit lines, the word line is arranged on a third-layer interconnection, and the VSS power supply interconnection is arranged on a fourth-layer interconnection. Alternatively, the word line is arranged on the second-layer interconnection, the positive/negative bit lines are arranged on the third-layer interconnection, the VDD power supply interconnection is arranged between the positive/negative bit lines, and the VSS power supply interconnection is arranged on the fourth-layer interconnection. Alternatively, the VDD power supply interconnection is arranged on the second-layer interconnection, the positive/negative bit lines are arranged on the third-layer interconnection, the word line is arranged on the fourth-layer interconnection, and the VSS power supply interconnection is arranged on the fifth-layer interconnection.Type: GrantFiled: March 25, 2004Date of Patent: July 26, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Ishikura, Katsuji Satomi
-
Publication number: 20040196705Abstract: Positive/negative bit lines are arranged on a second-layer interconnection the VDD power supply interconnection is arranged between the positive/negative bit lines, the word line is arranged on a third-layer interconnection, and the VSS power supply interconnection is arranged on a fourth-layer interconnection. Alternatively, the word line is arranged on the second-layer interconnection, the positive/negative bit lines are arranged on the third-layer interconnection, the VDD power supply interconnection is arranged between the positive/negative bit lines, and the VSS power supply interconnection is arranged on the fourth-layer interconnection. Alternatively, the VDD power supply interconnection is arranged on the second-layer interconnection, the positive/negative bit lines are arranged on the third-layer interconnection, the word line is arranged on the fourth-layer interconnection, and the VSS power supply interconnection is arranged on the fifth-layer interconnection.Type: ApplicationFiled: March 25, 2004Publication date: October 7, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Satoshi Ishikura, Katsuji Satomi
-
Publication number: 20040156230Abstract: A semiconductor memory device comprises a word line drive circuit including a drive transistor, which drives a word line; a circuit for turning the drive transistor OFF right after an output of the word line drive circuit reaches a high level; and a word-line-voltage increasing circuit for increasing a voltage of the word line after the drive transistor turns OFF. The word-line-voltage increasing circuit includes a coupling capacitor one end of which is connected to the word line, and a capacitor drive circuit an output end of which is connected to the other end of the coupling capacitor. The capacitor drive circuit switches its output from a low level to a high level at turn-OFF timing of the drive transistor. The coupling capacitor includes a wiring line running along the word line.Type: ApplicationFiled: February 6, 2004Publication date: August 12, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Katsuji Satomi, Hironori Akamatsu