Patents by Inventor Katsuji Satomi
Katsuji Satomi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6750555Abstract: A semiconductor memory device has a SRAM memory cell comprising: a first inverter including a first nMOS transistor and a first pMOS transistor; a second inverter including a second nMOS transistor and a second pMOS transistor; a third nMOS transistor; and a fourth nMOS transistor, wherein a first diffusion region forming the first and third nMOS transistors and a second diffusion region forming the second and fourth nMOS transistors, respectively, are arranged in linear shapes without having any bent part, and driving capabilities of the first and second nMOS transistors are higher than those of the third and fourth nMOS transistors.Type: GrantFiled: October 3, 2002Date of Patent: June 15, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuji Satomi, Hiroyuki Yamauchi
-
Patent number: 6738280Abstract: N-channel MOS transistors are connected to bit lines so as to correspond to the data to be read out. A constant current outputting circuit uses an off leakage current of load transistors similar to the N-channel MOS transistors as a reference current to constitute a current mirror circuit having a mirror ratio according to the number of the N-channel MOS transistors connected to each bit line. P-channel MOS transistors of the constant current outputting circuit are connected to the bit lines and supply a current according to the off leakage currents of the N-channel MOS transistors. Thus, malfunctions caused by such as off leakage currents of transistors or the like can be reliably prevented without causing an increase in access time.Type: GrantFiled: July 16, 2002Date of Patent: May 18, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Katsuji Satomi
-
Patent number: 6684378Abstract: A power supply circuit according to the present invention is a power supply circuit formed on a semiconductor chip, including: an output transistor section outputting a power supply voltage; and a control circuit for controlling the output transistor section. The output transistor section is arranged in the vicinity of an external input/output terminal of the semiconductor chip.Type: GrantFiled: November 5, 2001Date of Patent: January 27, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Yamamoto, Shirou Sakiyama, Hiroyuki Nakahira, Masayoshi Kinoshita, Katsuji Satomi, Jun Kajiwara, Shinichi Yamamoto
-
Publication number: 20030067819Abstract: A semiconductor memory device has a SRAM memory cell comprising: a first inverter including a first nMOS transistor and a first pMOS transistor; a second inverter including a second nMOS transistor and a second pMOS transistor; a third nMOS transistor; and a fourth nMOS transistor, wherein a first diffusion region forming the first and third nMOS transistors and a second diffusion region forming the second and fourth nMOS transistors, respectively, are arranged in linear shapes without having any bent part, and driving capabilities of the first and second nMOS transistors are higher than those of the third and fourth nMOS transistors.Type: ApplicationFiled: October 3, 2002Publication date: April 10, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuji Satomi, Hiroyuki Yamauchi
-
Publication number: 20030016552Abstract: N-channel MOS transistors are connected to bit lines so as to correspond to the data to be read out. A constant current outputting circuit uses an off leakage current of load transistors similar to the N-channel MOS transistors as a reference current to constitute a current mirror circuit having a mirror ratio according to the number of the N-channel MOS transistors connected to each bit line. P-channel MOS transistors of the constant current outputting circuit are connected to the bit lines and supply a current according to the off leakage currents of the N-channel MOS transistors. Thus, malfunctions caused by such as off leakage currents of transistors or the like can be reliably prevented without causing an increase in access time.Type: ApplicationFiled: July 16, 2002Publication date: January 23, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Katsuji Satomi
-
Patent number: 6460168Abstract: A power supply circuit according to the present invention is a power supply circuit formed on a semiconductor chip, including: an output transistor section outputting a power supply voltage; and a control circuit for controlling the output transistor section. The output transistor section is arranged in the vicinity of an external input/output terminal of the semiconductor chip.Type: GrantFiled: March 27, 2000Date of Patent: October 1, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Yamamoto, Shirou Sakiyama, Hiroyuki Nakahira, Masayoshi Kinoshita, Katsuji Satomi, Jun Kajiwara, Shinichi Yamamoto
-
Patent number: 6429633Abstract: In a switching regulator, switching noise is reduced with keeping high conversion efficiency. The switching regulator includes plural output switching transistors 21 through 23 having different on-resistances, which are operated nadescending order of on-resistance in the on operation and are operated in an ascending order of on-resistance in the off operation. In this manner, abrupt current change can be suppressed in the switching operation, resulting in reducing di/dt noise derived from a parasitic inductor 102.Type: GrantFiled: April 28, 2000Date of Patent: August 6, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jun Kajiwara, Katsuji Satomi, Shiro Sakiyama, Masayoshi Kinoshita, Katsuhiro Ootani
-
Publication number: 20020053897Abstract: In a switching regulator, switching noise is reduced with keeping high conversion efficiency. The switching regulator includes plural output switching transistors 21 through 23 having different on-resistances, which are operated in a descending order of on-resistance in the on operation and are operated in an ascending order of on-resistance in the off operation. In this manner, abrupt current change can be suppressed in the switching operation, resulting in reducing di/dt noise derived from a parasitic inductor 102.Type: ApplicationFiled: April 28, 2000Publication date: May 9, 2002Inventors: JUN KAJIWARA, KATSUJI SATOMI, SHIRO SAKIYAMA, MASAYOSHI KINOSHITA, KATSUHIRO OOTANI
-
Publication number: 20020042902Abstract: A power supply circuit according to the present invention is a power supply circuit formed on a semiconductor chip, including: an output transistor section outputting a power supply voltage; and a control circuit for controlling the output transistor section. The output transistor section is arranged in the vicinity of an external input/output terminal of the semiconductor chip.Type: ApplicationFiled: November 5, 2001Publication date: April 11, 2002Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Yamamoto, Shirou Sakiyama, Hiroyuki Nakahira, Masayoshi Kinoshita, Katsuji Satomi, Jun Kajiwara, Shinichi Yamamoto
-
Patent number: 6359493Abstract: In a level shift circuit, when a signal at a low voltage signal level applied at the signal input terminal changes from a LOW to a HIGH level, an inverter is boosted in input voltage level by a voltage booster on the basis of the voltage of a capacitor element charged through a diode element and on the basis of the input signal variation such that the inverter assumes an input voltage level above the aforesaid low voltage signal level. This enables the inverter to perform an inversion operation without fail and the signal output terminal provides a HIGH level signal at a high voltage. In addition, when the input signal changes from HIGH to LOW, an input of the inverter is pulled down directly by an N-channel transistor coupled to a ground power source to LOW. Accordingly, also in this case, the inverter performs an inversion operation without fail.Type: GrantFiled: December 15, 2000Date of Patent: March 19, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Katsuji Satomi
-
Patent number: 6307360Abstract: The switching regulator of a synchronous rectifying mode comprises the first and second switches SW1, SW2 arranged in series between the power source Vdd and the ground Vss, the switch control unit 1 which controls the on-off operation of the switches SW1, SW2, and the smoothing circuit 4 which smoothes the output node potential Vnd. When the signal Sc1 indicates that the output node potential Vnd goes below the first reference potential Vr1 which is the reference to detect the occurrence of the inrush current while the first switch SW1 is in the ON state, the control circuit 10 turns off the first switch SW1. Thus, the detection of the inrush current is conducted by making use of a voltage drop due to the on resistance of the first switch SW1, so that it is unnecessary to provide a resistance element for detecting the inrush current.Type: GrantFiled: October 23, 2000Date of Patent: October 23, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jun Kajiwara, Shiro Sakiyama, Masayoshi Kinoshita, Katsuji Satomi, Katsuhiro Ootani
-
Patent number: 6255888Abstract: In a level shift circuit, when a signal at a low voltage signal level applied at the signal input terminal changes from a LOW to a HIGH level, an inverter is boosted in input voltage level by a voltage booster on the basis of the voltage of a capacitor element charged through a diode element and on the basis of the input signal variation such that the inverter assumes an input voltage level above the aforesaid low voltage signal level. This enables the inverter to perform an inversion operation without fail and the signal output terminal provides a HIGH level signal at a high voltage. In addition, when the input signal changes from HIGH to LOW, an input of the inverter is pulled down directly by an N-channel transistor coupled to a ground power source to LOW. Accordingly, also in this case, the inverter performs an inversion operation without fail.Type: GrantFiled: March 19, 1999Date of Patent: July 3, 2001Assignee: Matsushita Electric Industrial, Co., Ltd.Inventor: Katsuji Satomi
-
Publication number: 20010000425Abstract: In a level shift circuit, when a signal at a low voltage signal level applied at the signal input terminal changes from a LOW to a HIGH level, an inverter is boosted in input voltage level by a voltage booster on the basis of the voltage of a capacitor element charged through a diode element and on the basis of the input signal variation such that the inverter assumes an input voltage level above the aforesaid low voltage signal level. This enables the inverter to perform an inversion operation without fail and the signal output terminal provides a HIGH level signal at a high voltage. In addition, when the input signal changes from HIGH to LOW, an input of the inverter is pulled down directly by an N-channel transistor coupled to a ground power source to LOW. Accordingly, also in this case, the inverter performs an inversion operation without fail.Type: ApplicationFiled: December 15, 2000Publication date: April 26, 2001Inventor: Katsuji Satomi
-
Patent number: 6194943Abstract: The input circuit of the present invention includes an NMOSFET. One terminal of the NMOSFET is connected to an input terminal and the gate of the NMOSFET is connected to a power supply terminal via a clamping circuit. A signal, received at the one terminal of the NMOSFET with an amplitude equal to or larger than that of a power supply voltage, is output through the other terminal of the NMOSFET with an amplitude equal to that of the power supply voltage. The input circuit further includes: a gate controller, which is connected to the other terminal of the NMOSFET; and a PMOSFET. One terminal of the PMOSFET is directly connected to the other terminal of the NMOSFET and the gate of the PMOSFET is also connected to the other terminal of the NMOSFET via the gate controller. If the voltage at the other terminal of the NMOSFET is at a high level, the gate controller turns the PMOSFET ON. Alternatively, if the voltage at the other terminal of the NMOSFET is at a low level, the gate controller turns the PMOSFET OFF.Type: GrantFiled: February 24, 1999Date of Patent: February 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shoichi Yoshizaki, Katsuji Satomi
-
Patent number: 6150800Abstract: A power circuit including means for preventing the generation of an inrush current during the power circuit's initial operation without increasing the size of the power circuit is described. The power circuit comprises an output transistor for supplying a current from a power supply to an output terminal, and a differential amplifier for controlling the current supplied by the output transistor in such a manner as to regulate a voltage at the output terminal based on a preset reference voltage. A limiting transistor is provided as a source follower on a current path at the output stage of the differential amplifier. The gate potential of the output transistor is controlled using the source potential of the limiting transistor. Before the power circuit starts to operate, an operation controller charges a capacitor to control the gate potential of the limiting transistor so that during the initial operation of the power circuit, the capacitor is discharged by using a current source.Type: GrantFiled: September 15, 1999Date of Patent: November 21, 2000Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masayoshi Kinoshita, Shiro Sakiyama, Jun Kajiwara, Katsuji Satomi, Hiroo Yamamoto, Katsuhiro Ootani