Patents by Inventor Katsumi Eikyu
Katsumi Eikyu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10923422Abstract: The semiconductor device SD1a includes a first wiring M2 and a second wiring M3. The semiconductor device includes a first conductor pattern DM, a first via V2 in contact with the first wiring M2 and the second wiring M3, and a second via DV1,DV2,DV3,DV4 in contact with the first conductor pattern DM and the second wiring M3. In plan view, the distance between the second via DV1 closest to the corner portion CI of the second wire M3 and the corner portion CI is shorter than the distance between the first via V2 and the corner portion CI, and the distance between the second vias adjacent to each other is shorter than the distance between the second via DV3 closest to the first via V2 and the first via V2.Type: GrantFiled: June 18, 2019Date of Patent: February 16, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Katsumi Eikyu, Fumihito Ota, Takashi Ipposhi
-
Publication number: 20200411683Abstract: To reduce on-resistance while suppressing a characteristic variation increase of a vertical MOSFET with a Super Junction structure, the vertical MOSFET includes a semiconductor substrate having an n-type drift region, a p-type base region formed on the surface of the n-type drift region, a plurality of p-type column regions disposed in the n-type drift region at a lower portion of the p-type base region by a predetermined interval, a plurality of trenches whose bottom surface reaches a position deeper than the p-type base region and that is disposed between the adjacent p-type column regions, a plurality of gate electrodes formed in the plurality of trenches, and an n-type source region formed on the side of the gate electrode in the p-type base region.Type: ApplicationFiled: June 18, 2020Publication date: December 31, 2020Inventors: Yoshinori KAYA, Katsumi EIKYU, Akihiro SHIMOMURA, Hiroshi YANAGIGAWA, Kazuhisa MORI
-
Patent number: 10861786Abstract: The semiconductor device has a wiring M 2, an interlayer insulating film IL3 formed on the wiring M 2, and two wirings M 3 formed on the interlayer insulating film IL3, and the wiring M 3 is connected to the wiring M 2 by a conductor layer PG2 formed in the interlayer insulating film IL3. A recess CC3 is formed on the upper surface IL3a of the interlayer insulating film IL3, and the recess CC3 is defined by a side surface S 31 connected to the upper surface IL3a and a side surface S 32 connected to the side surface S 31, and the side surface S 32 is inclined so that the width WC3 of the recess CC3 decreases in the direction from the upper surface IL3a of the interlayer insulating film IL3 toward the upper surface IL2a of the interlayer insulating film IL2.Type: GrantFiled: June 19, 2019Date of Patent: December 8, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yoshikazu Nagamura, Takashi Ipposhi, Katsumi Eikyu
-
Publication number: 20200006222Abstract: The semiconductor device has a wiring M 2, an interlayer insulating film IL3 formed on the wiring M 2, and two wirings M 3 formed on the interlayer insulating film IL3, and the wiring M 3 is connected to the wiring M 2 by a conductor layer PG2 formed in the interlayer insulating film IL3. A recess CC3 is formed on the upper surface IL3a of the interlayer insulating film IL3, and the recess CC3 is defined by a side surface S 31 connected to the upper surface IL3a and a side surface S 32 connected to the side surface S 31, and the side surface S 32 is inclined so that the width WC3 of the recess CC3 decreases in the direction from the upper surface IL3a of the interlayer insulating film IL3 toward the upper surface IL2a of the interlayer insulating film IL2.Type: ApplicationFiled: June 19, 2019Publication date: January 2, 2020Inventors: Yoshikazu NAGAMURA, Takashi IPPOSHI, Katsumi EIKYU
-
Publication number: 20190393169Abstract: The semiconductor device SD1a includes a first wiring M2 and a second wiring M3. The semiconductor device includes a first conductor pattern DM, a first via V2 in contact with the first wiring M2 and the second wiring M3, and a second via DV1, DV2, DV3, DV4 in contact with the first conductor pattern DM and the second wiring M3. In plan view, the distance between the second via DV1 closest to the corner portion CI of the second wire M3 and the corner portion CI is shorter than the distance between the first via V2 and the corner portion CI, and the distance between the second vias adjacent to each other is shorter than the distance between the second via DV3 closest to the first via V2 and the first via V2.Type: ApplicationFiled: June 18, 2019Publication date: December 26, 2019Inventors: Katsumi EIKYU, Fumihito OTA, Takashi IPPOSHI
-
Publication number: 20190237577Abstract: A drift layer is formed over a semiconductor substrate which is an SiC substrate. The drift layer includes first to third n-type semiconductor layers and a p-type impurity region. Herein, an impurity concentration of the second n-type semiconductor layer is higher than an impurity concentration of the first n-type semiconductor layer and an impurity concentration of the third n-type semiconductor layer. Also, in plan view, the second semiconductor layer located between the p-type impurity regions adjacent to each other overlaps with at least a part of a gate electrode formed in a trench.Type: ApplicationFiled: December 18, 2018Publication date: August 1, 2019Inventors: Yasuhiro OKAMOTO, Nobuo MACHIDA, Koichi ARAI, Kenichi HISADA, Yasunori YAMASHITA, Satoshi EGUCHI, Hironobu MIYAMOTO, Atsushi SAKAI, Katsumi EIKYU
-
Publication number: 20190198663Abstract: To improve characteristics of a semiconductor device. A first p-type semiconductor region having an impurity of a conductivity type opposite from that of a drift layer is arranged in the drift layer below a trench, and a second p-type semiconductor region is further arranged that is spaced at a distance from a region where the trench is formed as seen from above and that has the impurity of the conductivity type opposite from that of the drift layer. The second p-type semiconductor region is configured by a plurality of regions arranged at a space in a Y direction (depth direction in the drawings). Thus, it is possible to reduce the specific on-resistance while maintaining the breakdown voltage of the gate insulating film by providing the first and second p-type semiconductor regions and further by arranging the second p-type semiconductor region spaced by the space.Type: ApplicationFiled: November 15, 2018Publication date: June 27, 2019Inventors: Atsushi SAKAI, Katsumi EIKYU, Satoshi EGUCHI, Nobuo MACHIDA, Koichi ARAI, Yasuhiro OKAMOTO, Kenichi HISADA, Yasunori YAMASHITA
-
Patent number: 10121894Abstract: In an LDMOS having an element isolation region of an STI structure, there is prevented an occurrence of insulation breakdown which might be caused when electrons generated in a semiconductor substrate near an edge portion of a bottom face of the element isolation region are poured into a gate electrode. Immediately over an upper surface of an offset region adjacent to the element isolation region embedded in a main surface of the semiconductor substrate between a source region and a drain region, there is provided a trench penetrating a silicon film forming the gate electrode. As a consequence, the silicon film and a metal film for filling the trench form the gate electrode.Type: GrantFiled: July 14, 2017Date of Patent: November 6, 2018Assignee: Renesas Electronics CorporationInventors: Katsumi Eikyu, Atsushi Sakai
-
Publication number: 20180026134Abstract: In an LDMOS having an element isolation region of an STI structure, there is prevented an occurrence of insulation breakdown which might be caused when electrons generated in a semiconductor substrate near an edge portion of a bottom face of the element isolation region are poured into a gate electrode. Immediately over an upper surface of an offset region adjacent to the element isolation region embedded in a main surface of the semiconductor substrate between a source region and a drain region, there is provided a trench penetrating a silicon film forming the gate electrode. As a consequence, the silicon film and a metal film for filling the trench form the gate electrode.Type: ApplicationFiled: July 14, 2017Publication date: January 25, 2018Inventors: Katsumi EIKYU, Atsushi SAKAI
-
Patent number: 9755094Abstract: To provide an imaging device equipped with a photodiode, which is capable of enhancing both of a capacity and sensitivity. In an area of a P-type well in which a photodiode is formed, a P-type impurity region is formed from the surface of the P-type well to a predetermined depth. Further, an N-type impurity region is formed to extend to a deeper position. N-type impurity regions and P-type impurity regions respectively extending in a gate width direction from a lower part of the N-type impurity region to a deeper position so as to contact the N-type impurity region are alternately arranged in a plural form along a gate length direction in a form to contact each other.Type: GrantFiled: November 20, 2015Date of Patent: September 5, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Atsushi Sakai, Katsumi Eikyu
-
Publication number: 20170077166Abstract: Image sensor devices of related art have a problem that an auto-focus accuracy deteriorates due to crosstalk of electrons between a plurality of photodiodes formed below one microlens. According to one embodiment, at least some of a plurality of pixels in an image sensor device include: first and second photoelectric conversion elements (PD_L, PD_R) that are formed on a semiconductor substrate below one microlens (45); and a potential barrier (34) that inhibits transfer of electric charges between at least a part of a lower region of the first photoelectric conversion element (PD_L) and at least a part of a lower region of the second photoelectric conversion element (PD_R) in a depth direction of the semiconductor substrate.Type: ApplicationFiled: July 25, 2016Publication date: March 16, 2017Applicant: Renesas Electronics CorporationInventors: Tatsuya KITAMORI, Kyoji YAMASAKI, Katsumi EIKYU
-
Patent number: 9437644Abstract: To provide a semiconductor device having a photoelectric conversion element having a high sensitivity, causing less blooming, and capable of providing a highly reliable image. The semiconductor device has a semiconductor substrate, a first p type epitaxial layer, a second p type epitaxial layer, and a first photoelectric conversion element. The first p type epitaxial layer is formed over the main surface of the semiconductor substrate. The second p type epitaxial layer is formed so as to cover the upper surface of the first p type epitaxial layer. The first photoelectric conversion element is formed in the second p type epitaxial layer. The first and second p type epitaxial layers are each made of silicon and the first p type epitaxial layer has a p type impurity concentration higher than that of the second p type epitaxial layer.Type: GrantFiled: October 30, 2014Date of Patent: September 6, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Katsumi Eikyu, Atsushi Sakai, Hiroyuki Arie
-
Publication number: 20160163897Abstract: To provide an imaging device equipped with a photodiode, which is capable of enhancing both of a capacity and sensitivity. In an area of a P-type well in which a photodiode is formed, a P-type impurity region is formed from the surface of the P-type well to a predetermined depth. Further, an N-type impurity region is formed to extend to a deeper position. N-type impurity regions and P-type impurity regions respectively extending in a gate width direction from a lower part of the N-type impurity region to a deeper position so as to contact the N-type impurity region are alternately arranged in a plural form along a gate length direction in a form to contact each other.Type: ApplicationFiled: November 20, 2015Publication date: June 9, 2016Inventors: Atsushi SAKAI, Katsumi EIKYU
-
Publication number: 20150130009Abstract: To provide a semiconductor device having a photoelectric conversion element having a high sensitivity, causing less blooming, and capable of providing a highly reliable image. The semiconductor device has a semiconductor substrate, a first p type epitaxial layer, a second p type epitaxial layer, and a first photoelectric conversion element. The first p type epitaxial layer is formed over the main surface of the semiconductor substrate. The second p type epitaxial layer is formed so as to cover the upper surface of the first p type epitaxial layer. The first photoelectric conversion element is formed in the second p type epitaxial layer. The first and second p type epitaxial layers are each made of silicon and the first p type epitaxial layer has a p type impurity concentration higher than that of the second p type epitaxial layer.Type: ApplicationFiled: October 30, 2014Publication date: May 14, 2015Inventors: Katsumi EIKYU, Atsushi SAKAI, Hiroyuki ARIE
-
Publication number: 20080113480Abstract: A semiconductor substrate is covered with a resist mask and then an opening for exposing a whole upper surface of a polysilicon gate is formed by photo lithography and dry etching. Thereafter, nitrogen ions are implanted into the polysilicon gate through the opening. Implantation energy at this time is set so that the implanted ions may not break through the polysilicon gate.Type: ApplicationFiled: November 14, 2007Publication date: May 15, 2008Applicant: Renesas Technology Corp.Inventors: Yukio NISHIDA, Takashi Hayashi, Tomohiro Yamashita, Katsuyuki Horita, Katsumi Eikyu
-
Publication number: 20070138574Abstract: The top ends of polysilicon gate electrodes with different gate lengths are formed so as to be equally high and lower than the top end of the side wall. A metal film is formed so as to cover the polysilicon gate electrodes, followed by silicidation by thermal treatment. Since the top ends of the polysilicon gate electrodes are formed lower than the top end of the side wall, a silicon side reaction is not accelerated even in the case of a fine gate length, and proceeds in a one-dimensional manner. As a result, full-silicide gate electrodes having a uniform metal composition ratio can be stably formed even using the polysilicon gates with different gate lengths.Type: ApplicationFiled: November 27, 2006Publication date: June 21, 2007Applicant: Renesas Technology Corp.Inventors: Katsumi EIKYU, Tomohiro Yamashita, Katsuyuki Horita, Takashi Hayashi
-
Patent number: 6950369Abstract: A plurality of word lines (WL1) are provided in parallel to one another and a plurality of bit lines (BL1) are provided in parallel to one another, intersecting the word lines (WL1) thereabove. MRAM cells (MC2) are formed at intersections of the word lines and the bit lines therebetween. MRAM cells (MC3) are provided so that an easy axis indicated by the arrow has an angle of 45 degrees with respect to the bit lines and the word lines. Thus, an MRAM capable of cutting the power consumption in writing is achieved and further an MRAM capable of reducing the time required for erasing and writing operations is achieved.Type: GrantFiled: March 11, 2004Date of Patent: September 27, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tatsuya Kunikiyo, Katsumi Eikyu
-
Patent number: 6894520Abstract: A CBCM measurement device includes a PMIS transistor, an NMIS transistor, a first reference conductor section connected to a first node, a second reference conductor section, with a dummy capacitor being formed between the first and second reference conductor sections, a first test conductor section connected to a second node, and a second test conductor section, with a test capacitor being formed between the first and second test conductor sections. The transistors are turned ON/OFF by using control voltages V1 and V2, and the capacitance of a target capacitor in the test capacitor is measured based on currents flowing through the first and second nodes. The capacitance measurement precision is improved by, for example, increasing a dummy capacitance.Type: GrantFiled: January 31, 2003Date of Patent: May 17, 2005Assignees: Matsushita Electric Industrial Co., Ltd., Renesas Technology CorporationInventors: Kyoji Yamashita, Hiroyuki Umimoto, Mutsumi Kobayashi, Katsuhiro Ohtani, Tatsuya Kunikiyo, Katsumi Eikyu
-
Patent number: 6876208Abstract: It is an object to obtain a semiconductor device having a circuit for CBCM (Charge Based Capacitance Measurement) which can measure a capacitance value with high precision. An MOS transistor constituting a circuit for CBCM has the following structure. More specifically, source-drain regions (4) and (4?) are selectively formed in a surface of a body region (16), and extension regions (5) and (5?) are extended from tip portions of the source-drain regions (4) and (4?) opposed to each other, respectively. A gate insulating film 7 is formed between the source-drain regions (4) and (4?) including the extension regions (5) and (5?) and a gate electrode (8) is formed on the gate insulating film (7). A region corresponding to a pocket region 6 (6?) in a conventional structure having a higher impurity concentration than that of a channel region is not formed in a tip portion of the extension region 5 (5?) and a peripheral portion of the extension region (5).Type: GrantFiled: September 3, 2002Date of Patent: April 5, 2005Assignees: Renesas Technology Corp., Matsushita Electric Industrial Co., Ltd.Inventors: Tatsuya Kunikiyo, Katsumi Eikyu, Kyoji Yamashita, Katsuhiro Ohtani, Hiroyuki Umimoto, Mutsumi Kobayashi
-
Publication number: 20040207024Abstract: A trench (10) is formed in an upper portion of a silicon substrate (1), and an isolation insulating film (2) is buried in the trench (10). Each of upper portions of the silicon substrate (1) which are isolated from each other by the isolation insulating film (2) is defined as a region where a MOSFET is to be formed. A thin SiGe layer (4) is formed along a sidewall of the trench (10) in the silicon substrate (1), and a B-containing SiGe layer (5) is formed within the SiGe layer (4) (a portion thereof located closer to the trench (10)).Type: ApplicationFiled: December 31, 2003Publication date: October 21, 2004Applicant: Renesas Technology Corp.Inventor: Katsumi Eikyu