Patents by Inventor Katsushige Matsubara
Katsushige Matsubara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180077413Abstract: A display area can be smoothly moved. A semiconductor device sequentially receives a plurality of whole images, each of which includes a plurality of small screen images and which are temporally continuous and form a moving image, and decodes a received whole image. Here, the semiconductor device includes a reception unit that receives the whole image including the small screen images, a determination unit that determines a decoding area which includes a small screen image to be decoded and which is included in the whole image, and a decoding unit that decodes the small screen image in the decoding area which is determined by the determination unit and which is included in the whole image. The determination unit determines a new decoding area when a small screen image of intra frame appears in the decoding area.Type: ApplicationFiled: September 8, 2017Publication date: March 15, 2018Inventors: Kazushi AKIE, Seiji MOCHIZUKI, Toshiyuki KAYA, Katsushige MATSUBARA, Hiroshi UEDA, Ren IMAOKA, Ryoji HASHIMOTO
-
Patent number: 9906805Abstract: In an image processing device, a motion image decoding processing unit extracts a feature amount of a target image to be decoded from an input stream, and changes a read size of a cache fill from an external memory to a cache memory, based on the feature amount. The feature amount represents an intra macro block ratio in, for example, one picture (frames or fields), or a motion vector variation. When the intra macro block ratio is high, the read size of the cache fill is decreased.Type: GrantFiled: December 16, 2015Date of Patent: February 27, 2018Assignee: Renesas Electronics CorporationInventors: Keisuke Matsumoto, Katsushige Matsubara, Seiji Mochizuki, Toshiyuki Kaya, Hiroshi Ueda
-
Publication number: 20180041357Abstract: A semiconductor device includes a plurality of IP cores, a plurality of storage devices, a configuration information acquiring unit that acquires configuration information for specifying a timing when the IP core accesses the storage device, and an allocation determining unit that determines the storage device allocated to the IP core. The configuration information acquiring unit acquires configuration information regarding a first IP core and configuration information regarding a second IP core. The allocation determining unit determines, based on the configuration information, whether an access timing by the first IP core is the same as an access timing by the second IP core, and when it is determined that the access timings are the same, determines allocation in such a way that the storage device allocated to the first IP core becomes different from the storage device allocated to the second IP core.Type: ApplicationFiled: June 23, 2017Publication date: February 8, 2018Applicant: Renesas Electronics CorporationInventors: Tetsuji TSUDA, Masaru HASE, Yuki INOUE, Katsushige MATSUBARA
-
Publication number: 20170365033Abstract: An image processing device includes a decoded data memory, a format-converted data memory, a decoder which decodes compressed image data in units of blocks, writes the decoded data in the blocks into the decoded data memory, and receives a notification that writing of the decoded data has been completed, and a progress notifier which is notified of completion of writing of the decoded data by the decoder, and generates and outputs upon completion of the decoding of a block of data or the writing of a block of the decoded data, a progress signal per picture.Type: ApplicationFiled: August 30, 2017Publication date: December 21, 2017Inventors: Toshiyuki KAYA, Katsushige Matsubara
-
Publication number: 20170337008Abstract: There is a problem that memory protection against access to a shared memory by a sub-arithmetic unit used by a program executed in a main-arithmetic unit cannot be performed in a related-art semiconductor device. According to one embodiment, a semiconductor device includes a sub-arithmetic unit configured to execute a process of a part of a program executed by a main-arithmetic unit, and a shared memory shared by the main-arithmetic unit and the sub-arithmetic unit, in which the sub-arithmetic unit includes a memory protection unit configured to permit or prohibit access to the shared memory based on an access permission range address value provided from the main-arithmetic unit, the access to the shared memory being access that arises from a process executed by the sub-arithmetic unit.Type: ApplicationFiled: April 28, 2017Publication date: November 23, 2017Inventors: Seiji MOCHIZUKI, Katsushige Matsubara, Ren Imaoka, Hiroshi Ueda, Ryoji Hashimoto, Toshiyuki Kaya
-
Patent number: 9786025Abstract: Signal processing including decoding and format conversion is executed on compressed image data at a high speed by simple control. A decoder decodes compressed image data in units of blocks and writes the decoded data in the blocks into a decoded data memory. A progress notification unit generates a progress signal indicating a state of progress that data is being decoded or written into the decoded data memory by the decoder and outputs the signal to a format conversion unit per picture. The format conversion unit reads out the decoded data from the decoded data memory and format-converts the data, and writes the format-converted data into a format-converted data memory. In reading out data from the decoded data memory, the format conversion unit acquires information indicating an address of decoded data readable from the decoded data memory from the progress signal.Type: GrantFiled: January 31, 2014Date of Patent: October 10, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Toshiyuki Kaya, Katsushige Matsubara
-
Publication number: 20170257637Abstract: An in-vehicle system includes a camera having an encoder encoding video obtained by the camera, an image processing apparatus which receives the encoded video from the camera, and an image recognition processing circuit performing image recognition on decoded video data from the image processing apparatus. The image processing apparatus includes a codec processing circuit which decodes the encoded video, a plurality of image processing circuits which execute tasks in parallel, an estimating circuit which estimates estimation time in which a process of the task is completed in each of the image processing circuit on the basis of the number of access times to a bus which is obtained on the basis of a parameter of decoding used in the codec processing circuit, and a scheduling circuit which schedules tasks to be executed by the plurality of image processing circuit on the basis of the estimation time.Type: ApplicationFiled: May 24, 2017Publication date: September 7, 2017Inventors: Katsushige MATSUBARA, Takayuki MATSUMI, Seiji MOCHIZUKI, Kenichi IWATA, Toshiyuki KAYA
-
Publication number: 20170185521Abstract: Bus/memory bandwidth consumption caused by reading of auxiliary information not included in compressed data is reduced. A memory stores compressed data and auxiliary information used to read the compressed data. A semiconductor device includes a cache in which auxiliary information stored in the memory is stored, a control unit which, when a read request for reading compressed data stored in the memory is received, reads from the cache auxiliary information about the compressed data, if stored in the cache, or reads the auxiliary information about the compressed data, if not stored in the cache, from the memory and stores the auxiliary information about the compressed data in the cache, and which reads the compressed data from the memory using the auxiliary information about the compressed data, and an expansion unit to expand the compressed data read from the memory.Type: ApplicationFiled: November 22, 2016Publication date: June 29, 2017Inventors: Katsushige MATSUBARA, Keisuke MATSUMOTO, Seiji MOCHIZUKI
-
Publication number: 20170161219Abstract: In a semiconductor device, a load of CPU required for arbitration when using a shared resource is reduced. The semiconductor device includes a CPU section. and a. hardware IP. In the CPU section, software modules are executed. The hardware IP includes a storage unit, an arbitration unit, and a calculation unit. The storage unit includes control receiving units that receive operation requests transmitted by the software modules, respectively. The calculation unit performs processing based on an operation request transmitted from the control receiving units. The arbitration unit controls information transmission between the control receiving units and the calculation unit so that the calculation unit receives only an operation request from any one of the control receiving units.Type: ApplicationFiled: November 21, 2016Publication date: June 8, 2017Applicant: Renesas Electronics CorporationInventors: Masaru HASE, Tetsuji TSUDA, Naohiro NISHIKAWA, Yuki INOUE, Seiji MOCHIZUKI, Katsushige MATSUBARA, Ren IMAOKA
-
Publication number: 20170153838Abstract: Disclosed is a semiconductor device capable of performing compression and decompression with increased appropriateness. The semiconductor device includes a computing module and a memory control module. The computing module includes a computing unit and a compression circuit. The computing unit performs arithmetic processing. The compression circuit compresses data indicative of the result of arithmetic processing. The memory control module includes an access circuit and a decompression circuit. The access circuit writes compressed data into a memory and reads written data from the memory. The decompression circuit decompresses data read from the memory and outputs the decompressed data to the computing module.Type: ApplicationFiled: November 18, 2016Publication date: June 1, 2017Inventors: Katsushige MATSUBARA, Seiji MOCHIZUKI, Ryoji HASHIMOTO, Toshiyuki KAYA, Kimihiko NAKAZAWA, Takahiro IRITA, Tetsuji TSUDA
-
Patent number: 9667983Abstract: An image processing apparatus includes a request receiving unit that receives requests from a plurality of pieces of content, a variable-length code processing unit which decodes or encodes the content, a plurality of image signal processing units executing tasks according to the requests in parallel, an estimating unit that estimates estimate time by which a process of the task is completed in each of the image signal processing units on the basis of a parameter of decoding or encoding used in the variable-length code processing unit, and a scheduling unit that schedules tasks executed by the plurality of image signal processing units on the basis of estimation time estimated by the estimating unit.Type: GrantFiled: February 11, 2015Date of Patent: May 30, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Katsushige Matsubara, Takayuki Matsumi, Seiji Mochizuki, Kenichi Iwata, Toshiyuki Kaya
-
Publication number: 20170118468Abstract: An image receiving method for a decoder, includes receiving an encoding stream multiplexed into three levels of sequence, picture, and slice, receiving an environmental information of an image receiving device and determining a parameter to be changed in the image encoding stream based on the environmental information of the image receiving device, changing a parameter at the sequence level, changing a parameter at the picture level and at the sequence level for each picture based on information indicating accuracy of image recognition, and statistical information obtained by decoding, and changing a parameter in the slice header based on the information indicating accuracy of image recognition, and the statistical information obtained by decoding.Type: ApplicationFiled: January 9, 2017Publication date: April 27, 2017Inventors: Kenichi Iwata, Tetsuya Shibayama, Katsushige Matsubara, Ren Imaoka, Seiji Mochizuki
-
Patent number: 9554137Abstract: To improve an image recognition rate by quickly changing a parameter in a proper manner without being affected by a transmission delay of an image encoding stream in an image receiving device that recognizes a decoded image obtained by decoding the received image encoding stream. The image receiving device includes a data receiving unit, a parameter changing unit, a decoding unit, and an image recognition unit. The data receiving unit receives an image encoding stream including image encoding data and the parameter. The parameter changing unit changes the parameter received by the data receiving unit, that is, the parameter specified for encoding performed by a sender, to a value suitable for image recognition performed in the subsequent stage. The decoding unit generates the image decoding data by decoding the received image encoding data according to the changed parameter. The image recognition unit performs image recognition on the image decoding data.Type: GrantFiled: June 27, 2015Date of Patent: January 24, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Kenichi Iwata, Tetsuya Shibayama, Katsushige Matsubara, Ren Imaoka, Seiji Mochizuki
-
Publication number: 20160283430Abstract: A plurality of transfer modules (402-0 to 402-M) that transfer data between processing units are provided so as to respectively correspond to a plurality of processing units (401-0 to 401-M). First ring buses (403-0 to 403-M) connect, for each of the processing units (401-0 to 401-M), subunits within a corresponding processing unit and the transfer module corresponding to the processing unit so that they form a ring shape. The plurality of transfer modules (402-0 to 402-M) are connected so that they form a ring shape by a second ring bus (404).Type: ApplicationFiled: December 10, 2015Publication date: September 29, 2016Inventors: Hiroshi UEDA, Seiji MOCHIZUKI, Toshiyuki KAYA, Kenichi IWATA, Katsushige MATSUBARA
-
Publication number: 20160227236Abstract: In an image processing device, a motion image decoding processing unit extracts a feature amount of a target image to be decoded from an input stream, and changes a read size of a cache fill from an external memory to a cache memory, based on the feature amount. The feature amount represents an intra macro block ratio in, for example, one picture (frames or fields), or a motion vector variation. When the intra macro block ratio is high, the read size of the cache fill is decreased.Type: ApplicationFiled: December 16, 2015Publication date: August 4, 2016Inventors: Keisuke MATSUMOTO, Katsushige MATSUBARA, Seiji MOCHIZUKI, Toshiyuki KAYA, Hiroshi UEDA
-
Publication number: 20160057432Abstract: Included are an encoding section, a decoding section, and an image recognition section. The encoding section performs an encoding process for a video signal to be input based on a calculated encoding mode, and transmits an encoded stream. The decoding section performs a decoding process for the received encoded stream, and outputs a decoded image. The image recognition section performs an image recognition process for the decoded image. The encoding section adjusts the encoding mode based on recognition accuracy information representing the certainty of a recognition result in the image recognition section.Type: ApplicationFiled: August 19, 2015Publication date: February 25, 2016Inventors: Tetsuya SHIBAYAMA, Seiji MOCHIZUKI, Katsushige MATSUBARA, Kenichi IWATA
-
Publication number: 20160029021Abstract: To improve an image recognition rate by quickly changing a parameter in a proper manner without being affected by a transmission delay of an image encoding stream in an image receiving device that recognizes a decoded image obtained by decoding the received image encoding stream. The image receiving device includes a data receiving unit, a parameter changing unit, a decoding unit, and an image recognition unit. The data receiving unit receives an image encoding stream including image encoding data and the parameter. The parameter changing unit changes the parameter received by the data receiving unit, that is, the parameter specified for encoding performed by a sender, to a value suitable for image recognition performed in the subsequent stage. The decoding unit generates the image decoding data by decoding the received image encoding data according to the changed parameter. The image recognition unit performs image recognition on the image decoding data.Type: ApplicationFiled: June 27, 2015Publication date: January 28, 2016Inventors: Kenichi IWATA, Tetsuya SHIBAYAMA, Katsushige MATSUBARA, Ren IMAOKA, Seiji MOCHIZUKI
-
Publication number: 20150245045Abstract: The present invention provides an image processing apparatus capable of efficiently scheduling tasks and a control method for the same. An image processing apparatus according to an embodiment includes: a request receiving unit that receives requests from a plurality of pieces of content; a variable-length code processing unit which decodes or encodes the content; a plurality of image signal processing units executing tasks according to the requests in parallel; an estimating unit that estimates estimate time by which a process of the task is completed in each of the image signal processing units on the basis of a parameter of decoding or encoding used in the variable-length code processing unit; and a scheduling unit that schedules tasks executed by the plurality of image signal processing units on the basis of estimation time estimated by the estimating unit.Type: ApplicationFiled: February 11, 2015Publication date: August 27, 2015Inventors: Katsushige MATSUBARA, Takayuki MATSUMI, Seiji MOCHIZUKI, Kenichi IWATA, Toshiyuki KAYA
-
Publication number: 20150117549Abstract: The present invention is directed to reduce deterioration in parallel processing capability. In a moving-picture decoding processing apparatus, information of a first plurality of frames and a second plurality of frames is supplied from a decoding control unit to first and second decoding processing units. For decoding the information from an intermediate point to an end point of a second preceding frame by the second decoding unit in a third period, use of a result of the process of the first decoding processing unit in the third period is inhibited, and use of a result of the process of a first preceding frame by the first decoding processing unit in a second period is permitted by an end signal.Type: ApplicationFiled: October 20, 2014Publication date: April 30, 2015Inventors: Katsushige MATSUBARA, Seiji MOCHIZUKI, Toshiyuki KAYA, Tetsuya SHIBAYAMA
-
Publication number: 20140226911Abstract: Signal processing including decoding and format conversion is executed on compressed image data at a high speed by simple control. A decoder decodes compressed image data in units of blocks and writes the decoded data in the blocks into a decoded data memory. A progress notification unit generates a progress signal indicating a state of progress that data is being decoded or written into the decoded data memory by the decoder and outputs the signal to a format conversion unit per picture. The format conversion unit reads out the decoded data from the decoded data memory and format-converts the data, and writes the format-converted data into a format-converted data memory. In reading out data from the decoded data memory, the format conversion unit acquires information indicating an address of decoded data readable from the decoded data memory from the progress signal.Type: ApplicationFiled: January 31, 2014Publication date: August 14, 2014Applicant: Renesas Electronics CorporationInventors: Toshiyuki Kaya, Katsushige Matsubara