Patents by Inventor Keiichiro Kashihara
Keiichiro Kashihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110037103Abstract: To improve performance of a semiconductor device. Over a semiconductor substrate, a plurality of p-channel type MISFETs for logic, a plurality of n-channel type MISFETs for logic, a plurality of p-channel type MISFETs for memory, and a plurality of n-channel type MISFETs for memory are mixedly mounted. At least a part of the p-channel type MISFETs for logic have each a source/drain region constituted by silicon-germanium, and all the n-channel type MISFETs for logic have each a source/drain region constituted by silicon. All the p-channel type MISFETs for memory have each a source/drain region constituted by silicon, and all the n-channel type MISFETs for memory have each a source/drain region constituted by silicon.Type: ApplicationFiled: August 6, 2010Publication date: February 17, 2011Inventors: Tadashi YAMAGUCHI, Keiichiro KASHIHARA, Toshiaki TSUTSUMI, Tomonori OKUDAIRA, Kotaro KIHARA
-
Patent number: 7872314Abstract: An N-type source region and an N-type drain region of N-channel type MISFETs are implanted with ions (containing at least one of F, Si, C, Ge, Ne, Ar and Kr) with P-channel type MISFETs being covered by a mask layer. Then, each gate electrode, source region and drain region of the N- and P-channel type MISFETs are subjected to silicidation (containing at least one of Ni, Ti, Co, Pd, Pt and Er). This can suppress a drain-to-body off-leakage current (substrate leakage current) in the N-channel type MISFETs without degrading the drain-to-body off-leakage current in the P-channel type MISFETs.Type: GrantFiled: March 19, 2010Date of Patent: January 18, 2011Assignee: Renesas Electronics CorporationInventors: Tadashi Yamaguchi, Keiichiro Kashihara, Tomonori Okudaira, Toshiaki Tsutsumi
-
Publication number: 20100230761Abstract: To improve the performance of semiconductor devices. Over an n+-type semiconductor region for source/drain of an n-channel type MISFET and a first gate electrode, and over a p+-type semiconductor region for source/drain of a p-channel type MISFET and a second gate electrode, which are formed over a semiconductor substrate, a metal silicide layer including nickel platinum silicide is formed by a salicide process. After that, a tensile stress film is formed over the whole face of the semiconductor substrate, and then the tensile stress film over the p-channel type MISFET is removed by dry-etching, and, after a compression stress film is formed over the whole face of the semiconductor substrate, the compression stress film over the n-channel type MISFET is removed by dry-etching. The Pt concentration in the metal silicide layer is highest at the surface, and becomes lower as the depth from the surface increases.Type: ApplicationFiled: March 9, 2010Publication date: September 16, 2010Inventors: Tadashi Yamaguchi, Toshiaki Tsutsumi, Satoshi Ogino, Kazumasa Yonekura, Kenji Kawai, Yoshihiro Miyagawa, Tomonori Okudaira, Keiichiro Kashihara, Kotaro Kihara
-
Publication number: 20100171183Abstract: An N-type source region and an N-type drain region of N-channel type MISFETs are implanted with ions (containing at least one of F, Si, C, Ge, Ne, Ar and Kr) with P-channel type MISFETs being covered by a mask layer. Then, each gate electrode, source region and drain region of the N- and P-channel type MISFETs are subjected to silicidation (containing at least one of Ni, Ti, Co, Pd, Pt and Er). This can suppress a drain-to-body off-leakage current (substrate leakage current) in the N-channel type MISFETs without degrading the drain-to-body off-leakage current in the P-channel type MISFETs.Type: ApplicationFiled: March 19, 2010Publication date: July 8, 2010Applicant: Renesas Technology Corp.Inventors: Tadashi YAMAGUCHI, Keiichiro Kashihara, Tomonori Okudaira, Toshiaki Tsutsumi
-
Patent number: 7700448Abstract: The performance of the semiconductor device which formed the metal silicide layer in the salicide process is improved. An element isolation region is formed in a semiconductor substrate by the STI method, a gate insulating film is formed, a gate electrode is formed, n+ type semiconductor region and p+ type semiconductor region for source/drains are formed, a metallic film is formed on a semiconductor substrate, and a barrier film is formed on a metallic film. And after forming the metal silicide layer to which a metallic film, and a gate electrode, n+ type semiconductor region and p+ type semiconductor region are made to react by performing first heat treatment, a barrier film, and an unreacted metallic film are removed, and the metal silicide layer is left. An element isolation region makes compressive stress act on a semiconductor substrate.Type: GrantFiled: January 15, 2008Date of Patent: April 20, 2010Assignee: Renesas Technology Corp.Inventors: Takuya Futase, Keiichiro Kashihara, Shigenari Okada
-
Patent number: 7696050Abstract: An N-type source region and an N-type drain region of N-channel type MISFETs are implanted with ions (containing at least one of F, Si, C, Ge, Ne, Ar and Kr) with P-channel type MISFETs being covered by a mask layer. Then, each gate electrode, source region and drain region of the N- and P-channel type MISFETs are subjected to silicidation (containing at least one of Ni, Ti, Co, Pd, Pt and Er). This can suppress a drain-to-body off-leakage current (substrate leakage current) in the N-channel type MISFETs without degrading the drain-to-body off-leakage current in the P-channel type MISFETs.Type: GrantFiled: September 29, 2006Date of Patent: April 13, 2010Assignee: Renesas Technology Corp.Inventors: Tadashi Yamaguchi, Keiichiro Kashihara, Tomonori Okudaira, Toshiaki Tsutsumi
-
Publication number: 20090291537Abstract: A method of manufacturing a semiconductor device, including the steps of preparing a silicon substrate which has a main surface whose plane direction is a surface (100); forming an n channel MISFET (Metal Insulator Semiconductor Field Effect Transistor) which has a gate electrode, a source region, a drain region and a channel whose channel length direction is parallel to a crystal orientation <100> of the silicon substrate; and forming NiSi over the gate electrode and NiSi2 over the source region and the drain region at the same steps.Type: ApplicationFiled: July 27, 2009Publication date: November 26, 2009Applicant: Renesas Technology Corp.Inventors: Tadashi YAMAGUCHI, Keiichiro KASHIHARA, Tomonori OKUDAIRA, Toshiaki TSUTSUMI
-
Publication number: 20090283909Abstract: There is provided a semiconductor device having a metal silicide layer which can suppress the malfunction and the increase in power consumption of the device. The semiconductor device has a semiconductor substrate containing silicon and having a main surface, first and second impurity diffusion layers formed in the main surface of the semiconductor substrate, a metal silicide formed over the second impurity diffusion layer, and a silicon nitride film and a first interlayer insulation film sequentially stacked over the metal silicide. In the semiconductor device, a contact hole penetrating through the silicon nitride film and the first interlayer insulation film, and reaching the surface of the metal silicide is formed. The thickness of a portion of the metal silicide situated immediately under the contact hole is smaller than the thickness of a portion of the metal silicide situated around the contact hole.Type: ApplicationFiled: March 30, 2009Publication date: November 19, 2009Inventors: Toshiaki TSUTSUMI, Tomonori OKUDAIRA, Keiichiro KASHIHARA, Tadashi TAMAGUCHI
-
Publication number: 20090079007Abstract: The present invention can prevent occurrence of an off-leak current in the NMISFETs formed over the Si (110) substrate and having a silicided source/drain region. The semiconductor device includes N channel MISFETs (Metal Insulator Semiconductor Field Effect Transistors) which are formed over a semiconductor substrate having a main surface with a (110) plane orientation and have a source region and a drain region at least one of which has thereover nickel silicide or a nickel alloy silicide. Of these NMISFETs, those having a channel width less than 400 nm are laid out so that their channel length direction is parallel to a <100> crystal orientation.Type: ApplicationFiled: September 17, 2008Publication date: March 26, 2009Inventors: TADASHI YAMAGUCHI, Keiichiro Kashihara, Toshiaki Tsutsumi, Tomonori Okudaira
-
Publication number: 20080242035Abstract: The performance of the semiconductor device which formed the metal silicide layer in the salicide process is improved. An element isolation region is formed in a semiconductor substrate by the STI method, a gate insulating film is formed, a gate electrode is formed, n+ type semiconductor region and p+ type semiconductor region for source/drains are formed, a metallic film is formed on a semiconductor substrate, and a barrier film is formed on a metallic film. And after forming the metal silicide layer to which a metallic film, and a gate electrode, n+ type semiconductor region and p+ type semiconductor region are made to react by performing first heat treatment, a barrier film, and an unreacted metallic film are removed, and the metal silicide layer is left. An element isolation region makes compressive stress act on a semiconductor substrate.Type: ApplicationFiled: January 15, 2008Publication date: October 2, 2008Inventors: Takuya FUTASE, Keiichiro Kashihara, Shigenari Okada
-
Publication number: 20080121950Abstract: Even if it is a case where the silicide region of nickel or a nickel alloy is formed in the source and drain of n channel MISFET, the semiconductor device in which OFF leakage current does not increase easily is realized. The channel length direction of n channel MISFET where the silicide region of nickel or a nickel alloy was formed on the source and the drain is arranged so that it may become parallel to the crystal orientation <100> of a semiconductor substrate. Since it is hard to extend the silicide region of nickel or a nickel alloy in the direction of crystal orientation <100>, even if it is a case where the silicide region of nickel or a nickel alloy is formed in the source and drain of n channel MISFET, the semiconductor device in which OFF leakage current does not increase easily is obtained.Type: ApplicationFiled: June 29, 2007Publication date: May 29, 2008Applicant: Renesas Technology Corp.Inventors: Tadashi YAMAGUCHI, Keiichiro Kashihara, Tomonori Okudaira, Toshiaki Tsutsumi
-
Publication number: 20070284671Abstract: Gate electrodes made of polysilicon film are isolated and face each other by way of a side wall spacer portion that fills a gap formed above an isolation insulating film at the boundary of NMIS region and PMIS region. A first metal film is formed on one of the gate electrodes, and an inhomogeneous second metal film is formed on the other of the gate electrodes. The both gate electrodes become inhomogeneous metal silicide gates through the promotion of silicide reaction by heat treatment. The mutual diffusion of metal atoms from the metal film to the gate electrode is suppressed by the interposition of the side wall spacer portion being an insulating film.Type: ApplicationFiled: June 7, 2007Publication date: December 13, 2007Applicant: Renesas Technology Corp.Inventors: Toshiaki TSUTSUMI, Tomonori Okudaira, Keiichiro Kashihara, Tadashi Yamaguchi
-
Publication number: 20070138573Abstract: A semiconductor device according to the present invention comprises a silicon substrate, a gate electrode formed on a main surface of the silicon substrate with a gate insulation film therethrough, a sidewall spacer formed so as to cover a side surface of the gate electrode and including at least two layers of a silicon oxide film as a lowermost layer and a silicon nitride film formed thereon, a source region and a drain region formed in the main surface of the silicon substrate so as to sandwich the gate electrode, a protection film formed so as to cover an end surface of the silicon oxide film without extending below said silicon nitride film, the end surface being on a side of said source region and said drain region, and a metal silicide layer formed in the source region and the drain region on a side of said protection film away from said gate electrode.Type: ApplicationFiled: December 1, 2006Publication date: June 21, 2007Applicants: Renesas Technology Corp., Matsushita Electric Industrial Co., Ltd.Inventors: Keiichiro KASHIHARA, Tomonori Okudaira, Tadashi Yamaguchi, Atsushi Ishinaga, Kenshi Kanegae, Akihiko Tsuzumitani
-
Publication number: 20070077736Abstract: An N-type source region and an N-type drain region of N-channel type MISFETs are implanted with ions (containing at least one of F, Si, C, Ge, Ne, Ar and Kr) with P-channel type MISFETs being covered by a mask layer. Then, each gate electrode, source region and drain region of the N- and P-channel type MISFETs are subjected to silicidation (containing at least one of Ni, Ti, Co, Pd, Pt and Er). This can suppress a drain-to-body off-leakage current (substrate leakage current) in the N-channel type MISFETs without degrading the drain-to-body off-leakage current in the P-channel type MISFETs.Type: ApplicationFiled: September 29, 2006Publication date: April 5, 2007Applicant: Renesas Technology Corp.Inventors: Tadashi Yamaguchi, Keiichiro Kashihara, Tomonori Okudaira, Toshiaki Tsutsumi
-
Patent number: 6746876Abstract: A method for manufacturing a capacitor is provided which can form a lower electrode having a high aspect ratio without suffering deterioration of the capacitor electric characteristics even when a platinum-group metal is adopted as the material of the lower electrode and a metal oxide having a high dielectric constant is adopted as the material of the dielectric film. Holes (8) that reach contact plugs (2) are formed in an insulating film (7). Then a dielectric film (9) is formed on the surfaces of the holes (8). Next the dielectric film (9) on the bottoms of the holes (8) are etched away to form holes (18) reaching the contact plugs (2). Lower electrodes (11) are then formed to fill the holes (8) and (18).Type: GrantFiled: December 6, 2002Date of Patent: June 8, 2004Assignee: Renesas Technology Corp.Inventors: Hiromi Itoh, Yoshikazu Tsunemine, Keiichiro Kashihara, Akie Yutani, Tomonori Okudaira
-
Publication number: 20030228733Abstract: A method for manufacturing a capacitor is provided which can form a lower electrode having a high aspect ratio without suffering deterioration of the capacitor electric characteristics even when a platinum-group metal is adopted as the material of the lower electrode and a metal oxide having a high dielectric constant is adopted as the material of the dielectric film. Holes (8) that reach contact plugs (2) are formed in an insulating film (7). Then a dielectric film (9) is formed on the surfaces of the holes (8). Next the dielectric film (9) on the bottoms of the holes (8) are etched away to form holes (18) reaching the contact plugs (2). Lower electrodes (11) are then formed to fill the holes (8) and (18).Type: ApplicationFiled: December 6, 2002Publication date: December 11, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Hiromi Itoh, Yoshikazu Tsunemine, Keiichiro Kashihara, Akie Yutani, Tomonori Okudaira
-
Publication number: 20030127050Abstract: A CVD (chemical vapor deposition) apparatus is provided which deposits a film having uniform thickness and quality on a substrate. The CVD apparatus includes a partition wall for dividing a reactor chamber into a first space in which the substrate is to be placed and a second space into which a source gas is initially introduced, the second space being used as a gas storage chamber. The partition wall has a multiplicity of holes formed therein for uniformly supplying the source gas onto the substrate in the first space.Type: ApplicationFiled: July 16, 2002Publication date: July 10, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Keiichiro Kashihara
-
Publication number: 20030009866Abstract: A capacitor manufacturing method is provided in which an underlying noble metal layer is not sputtered during formation of a hole in which a lower electrode is buried, and in which a dummy interlayer film is less apt to peel off. A stopper layer (9) is formed on an underlying noble metal layer (4) and a dummy interlayer film (5) is formed on the stopper layer (9). Therefore the underlying noble metal layer (4) is not sputtered by overetch during formation of holes (6a ) and (6b). Furthermore, the dummy interlayer film (5) is less apt to peel off since titanium used as the material of the stopper layer (9) has better adhesion to the dummy interlayer film formed of silicon oxide film than platinum used as the material of the underlying noble metal layer (4).Type: ApplicationFiled: April 1, 2002Publication date: January 16, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Keiichiro Kashihara
-
Patent number: 6479856Abstract: A Layered product (70) is formed on a high-dielectric-constant layer (64). The layered product has a layered structure consisting of an upper electrode (71), a barrier layer (72), a stopper layer (73) and an adhesion layer (74) in this order from the near side of the high-dielectric-constant layer (64). For the high-dielectric-constant layer (64), the upper electrode (71), the barrier layer (72), the stopper layer (73) and the adhesion layer (74), BST, Pt or PtOa, TiN or TiSiN, PtSixOyNz (0<x, y, z<1) and Tin are used, respectively. Since it is possible to reduce a stress on the stopper layer (73), the stress applied to the high-dielectric-constant layer (64) can be suppressed, to prevent deterioration in dielectric characteristics.Type: GrantFiled: November 5, 1999Date of Patent: November 12, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Keiichiro Kashihara
-
Patent number: 6458284Abstract: A TiSiN (titanium silicon nitride) film or a multilayered film comprised of a TiSiN film and a TiSi film is used as a hard mask. The TiSiN film (1a) has good adherence to and a high etch selectivity to metal (2), and TiSi is a material having a higher etch selectivity to metal than TiSiN. The use of these materials as an etch mask solves problems with a conventional hard mask such as an SiO2 film. The use of the TiSiN film also as a barrier metal layer (3) allows the process to proceed rapidly in the steps of forming and removing the hard mask and the barrier metal layer. An etching method uses the hard mask made of the material which has good adherence to and a high etch selectivity to an electrode material and which requires the uncomplicated steps of forming and removing the same.Type: GrantFiled: February 1, 2000Date of Patent: October 1, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Keiichiro Kashihara