Patents by Inventor Keisuke Kimura
Keisuke Kimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160159416Abstract: A shock absorber for a crawler is disclosed. The shock absorber may have a coil spring to bias an idler wheel from a frame of the crawler. The shock absorber may also have an adjustment cylinder to adjust a bias force of the coil spring. The adjustment cylinder may have a flange projecting radially outward. The shock absorber may have a support member disposed circumferentially around at least a portion of the adjustment cylinder. The support member may have a spring bearing portion projecting radially outward. The shock absorber may have a retaining plate projecting radially from the adjustment cylinder. The retaining plate may be configured to prevent axial separation of the adjustment cylinder and the support member. The coil spring may be positioned on an outer peripheral side of the adjustment cylinder and the support member and disposed in abutting contact with the flange and the spring bearing portion.Type: ApplicationFiled: July 18, 2014Publication date: June 9, 2016Applicant: Caterpillar SARLInventors: Joji OKAMOTO, Keisuke KIMURA
-
Patent number: 9362932Abstract: An analog-to-digital converter circuit having a simple design and capable of preventing an increase in surface area and other problems. An analog-to-digital converter circuit for converting an analog input signal to a digital quantity includes an analog-to-digital converter unit that converts analog input signals to pre-correction digital values, and a corrector unit that digitally corrects the pre-connection digital values output from the analog-to-digital converter unit. The corrector unit includes a weighting coefficient multiplier unit that outputs a post-correction digital value obtained by multiplying the weighting coefficients provided for each bit by each bit of the pre-correction digital value output from the A/D converter unit and summing them, and a weighting coefficient search unit that searches for weighting coefficients so as to minimize an error signal generated based on the post-correction digital value and an approximate value for the post-correction digital value.Type: GrantFiled: August 4, 2015Date of Patent: June 7, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Keisuke Kimura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto
-
Patent number: 9362931Abstract: There is provided a semiconductor device using low electric power and a small area which can realize highly accurate calibration. The semiconductor device according to the embodiment includes an A/D conversion unit, and a hold signal generating circuit which is coupled to an input side of the A/D conversion unit, and has a hold period not less than two cycles of the A/D conversion unit. The hold signal generating circuit includes: an SC integrator including an input buffer coupled to the input side of the A/D conversion unit, and feedback capacitor coupled to an input and an output of the input buffer; and a logic circuit which compares an output signal of plural bits outputted from the A/D conversion unit with a first and a second threshold values, and outputs a control signal which controls polarity of the SC integrator according to a comparison result.Type: GrantFiled: June 25, 2015Date of Patent: June 7, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takaya Yamamoto, Hideo Nakane, Keisuke Kimura, Yuichi Okuda, Takashi Oshima
-
Patent number: 9350893Abstract: An overhead image reading apparatus includes an image-capturing unit that captures an image of a medium to be read placed on a placement surface from above, a light source capable of irradiating the medium with light, and a brightness controller that gradually alters brightness of the light source at least when the light source is turned on or when the light source is turned off. The overhead image reading apparatus may gradually alter the brightness by duty control on current supplied to the light source. Or, the overhead image reading apparatus may gradually alter the brightness by controlling a current value supplied to the light source. Alternatively, the overhead image reading apparatus may include a variable aperture between the light source and the placement surface to gradually alter the brightness by controlling an opening area of the aperture.Type: GrantFiled: June 10, 2013Date of Patent: May 24, 2016Assignee: PFU LIMITEDInventor: Keisuke Kimura
-
Patent number: 9312372Abstract: A semiconductor device in which an element region including at least an IGBT region is formed on a semiconductor substrate is presented. The IGBT region including: a collector layer; a drift layer; a body layer; a gate electrode placed inside a trench extending from the front surface of the semiconductor substrate to the drift layer; an emitter layer; and a contact layer having a higher impurity concentration than the body layer. In the semiconductor device, assuming that an x direction is a direction in which the trench extends along the front surface of the semiconductor substrate and that a y direction is a direction orthogonal to the x direction along the front surface of the semiconductor substrate, a distance from the contact layer to the emitter layer in the x direction is larger than a distance from the contact layer to the trench in the y direction.Type: GrantFiled: February 13, 2013Date of Patent: April 12, 2016Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Keisuke Kimura, Satoru Kameyama
-
Patent number: 9294115Abstract: A differential signal is amplified by passive amplification which does not a reference of a common-mode voltage. At this time, the voltage of the differential signal is passive-amplified twice before carrying out a successive approximation type analog-digital conversion operation. The passive amplification is attained by providing a plurality of capacitances which carry out a sampling operation, and switching these connection relation by using switches. Without being accompanied by the increase of the consumed power and the chip size, an influence by the noise of s comparator is reduced to a half so that the effective resolution can be increased for one bit.Type: GrantFiled: April 21, 2015Date of Patent: March 22, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Keisuke Kimura, Takashi Oshima, Tatsuji Matsuura
-
Publication number: 20160043729Abstract: A semiconductor device according to an aspect of the invention relates to an AD converter that converts a signal level of an analog signal into a digital value by using a comparator, and determines an amount of adjustment of an offset voltage of the comparator based on an offset determination result of the comparator obtained immediately after a least significant bit (LSB) of a digital value output as a conversion result is converted.Type: ApplicationFiled: October 23, 2015Publication date: February 11, 2016Inventors: Keisuke KIMURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO
-
Patent number: 9258006Abstract: A digital-correction-type A/D converter which is a charge sharing type and performing successive approximation is realized in a small area. The A/D converter is configured with an A/D conversion unit which is a charge sharing type and performing successive approximation, a digital correction unit which receives a digital output of the A/D conversion unit and performs digital correction to the digital output, and a holding unit which holds a test signal. A test signal of a common value from the holding unit is inputted into the A/D conversion unit in the first period and the second period. The A/D conversion correction coefficient for the digital correction unit is calculated on the basis of the digital correction result of the digital correction unit in the first period, and the digital correction result of the digital correction unit in the second period.Type: GrantFiled: May 13, 2015Date of Patent: February 9, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takashi Oshima, Tatsuji Matsuura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Keisuke Kimura
-
Patent number: 9258003Abstract: To compensate for non-linearity of an AD conversion unit and non-linearity of a DA conversion unit in an electronic system including the DA conversion unit and the AD conversion unit, an electronic system includes an A/D conversion unit, a D/A conversion unit, an AD conversion compensation unit, a DA conversion compensation unit, and a calibration unit. During a calibration operation period, the calibration unit sets an operating characteristic of the AD conversion compensation unit and an operating characteristic of the DA conversion compensation unit. The operating characteristic of the AD conversion compensation unit set during the calibration operation period compensates for non-linearity of AD conversion of the A/D conversion unit. The operating characteristic of the DA conversion compensation unit set during the calibration operation period compensates for non-linearity of DA conversion of the D/A conversion unit.Type: GrantFiled: May 13, 2015Date of Patent: February 9, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takashi Oshima, Tatsuji Matsuura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Keisuke Kimura
-
Publication number: 20160012624Abstract: According to one aspect of an embodiment, an information display device includes a display unit that displays first content in a display region. The information display device includes a detection unit configured to detect a physical state of a terminal device. The information display device includes a display control unit configured to direct the display unit to display second new content in the display region while changing a display mode of the first content, on the basis of the detection result of the detection unit.Type: ApplicationFiled: July 9, 2015Publication date: January 14, 2016Inventors: Chiemi TAKI, Daisuke KOBAYASHI, Keisuke KIMURA, Tatsuaki SUZUKI, Kensuke TAKADA
-
Publication number: 20160005844Abstract: A semiconductor device in which an IGBT region and a diode region are formed on one semiconductor substrate is disclosed. The IGBT region includes: a body layer of a first conductivity type that is formed on a front surface of the semiconductor substrate; a body contact layer of the first conductivity type that is partially formed on a front surface of the body layer and has a higher impurity concentration of the first conductivity type than the body layer; an emitter layer of a second conductivity type that is partially formed on the front surface of the body layer; a drift layer; a collector layer; and a gate electrode. In the semiconductor device, a part of the body contact layer placed at a long distance from the diode region is made larger than a part of the body contact layer placed at a short distance from the diode region.Type: ApplicationFiled: February 13, 2013Publication date: January 7, 2016Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Keisuke KIMURA, Satoru KAMEYAMA, Masaki KOYAMA, Sachiko AOI
-
Publication number: 20150381192Abstract: There is provided a semiconductor device using low electric power and a small area which can realize highly accurate calibration. The semiconductor device according to the embodiment includes an A/D conversion unit, and a hold signal generating circuit which is coupled to an input side of the A/D conversion unit, and has a hold period not less than two cycles of the A/D conversion unit. The hold signal generating circuit includes: an SC integrator including an input buffer coupled to the input side of the A/D conversion unit, and feedback capacitor coupled to an input and an output of the input buffer; and a logic circuit which compares an output signal of plural bits outputted from the A/D conversion unit with a first and a second threshold values, and outputs a control signal which controls polarity of the SC integrator according to a comparison result.Type: ApplicationFiled: June 25, 2015Publication date: December 31, 2015Inventors: Takaya YAMAMOTO, Hideo NAKANE, Keisuke KIMURA, Yuichi OKUDA, Takashi OSHIMA
-
Publication number: 20150380536Abstract: A semiconductor device in which an element region including at least an IGBT region is formed on a semiconductor substrate is presented. The IGBT region including: a collector layer; a drift layer; a body layer; a gate electrode placed inside a trench extending from the front surface of the semiconductor substrate to the drift layer; an emitter layer; and a contact layer having a higher impurity concentration than the body layer. In the semiconductor device, assuming that an x direction is a direction in which the trench extends along the front surface of the semiconductor substrate and that a y direction is a direction orthogonal to the x direction along the front surface of the semiconductor substrate, a distance from the contact layer to the emitter layer in the x direction is larger than a distance from the contact layer to the trench in the y direction.Type: ApplicationFiled: February 13, 2013Publication date: December 31, 2015Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Keisuke KIMURA, Satoru KAMEYAMA
-
Publication number: 20150341043Abstract: An analog-to-digital converter circuit having a simple design and capable of preventing an increase in surface area and other problems. An analog-to-digital converter circuit for converting an analog input signal to a digital quantity includes an analog-to-digital converter unit that converts analog input signals to pre-correction digital values, and a corrector unit that digitally corrects the pre-connection digital values output from the analog-to-digital converter unit. The corrector unit includes a weighting coefficient multiplier unit that outputs a post-correction digital value obtained by multiplying the weighting coefficients provided for each bit by each bit of the pre-correction digital value output from the A/D converter unit and summing them, and a weighting coefficient search unit that searches for weighting coefficients so as to minimize an error signal generated based on the post-correction digital value and an approximate value for the post-correction digital value.Type: ApplicationFiled: August 4, 2015Publication date: November 26, 2015Inventors: Keisuke KIMURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO
-
Patent number: 9184755Abstract: A semiconductor device according to an aspect of the invention relates to an AD converter that converts a signal level of an analog signal into a digital value by using a comparator, and determines an amount of adjustment of an offset voltage of the comparator based on an offset determination result of the comparator obtained immediately after a least significant bit (LSB) of a digital value output as a conversion result is converted.Type: GrantFiled: September 16, 2014Date of Patent: November 10, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Keisuke Kimura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto
-
Publication number: 20150301248Abstract: Provided is a protective film capable of satisfactorily suppressing warping of a polarizing plate. The protective film of the present invention, includes a first resin layer (11), an adhesion layer (13), and a second resin layer (12) in the stated order.Type: ApplicationFiled: October 2, 2012Publication date: October 22, 2015Inventors: Akinori IZAKI, Mariko HIRAI, Keisuke KIMURA, Yuuji SAIKI, Hironori MOTOMURA
-
Publication number: 20150295042Abstract: The present application discloses a semiconductor device in which an IGBT region and a diode region are formed on one semiconductor substrate. The IGBT region includes: a collector layer; an IGBT drift layer; a body layer; a gate electrode; and an emitter layer. The diode region includes: a cathode layer; a diode drift layer; an anode layer; a trench electrode; and an anode contact layer. The diode region is divided into unit diode regions by the gate electrode or the trench electrode. In a unit diode region adjacent to the IGBT region, when seen in a plan view of the front surface of the semiconductor substrate, the anode layer and the anode contact layer are mixedly placed, and the anode contact layer is placed at least in a location opposite to the emitter layer with the gate electrode interposed therebetween.Type: ApplicationFiled: December 20, 2012Publication date: October 15, 2015Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Satoru KAMEYAMA, Keisuke KIMURA
-
Patent number: 9153575Abstract: When a semiconductor substrate of a semiconductor device is viewed from above, an isolation region, an IGBT region, and a diode region are all formed adjacent to each other. A deep region that is connected to a body region and an anode region is formed in the isolation region. A drift region is formed extending across the isolation region, the IGBT region, and the diode region, inside the semiconductor substrate. A collector region that extends across the isolation region, the IGBT region and the diode region, and a cathode region positioned in the diode region, are formed in a region exposed on a lower surface of the semiconductor substrate. A boundary between the collector region and the cathode region is in the diode region, in a cross-section that cuts across a boundary between the isolation region and the diode region, and divides the isolation region and the diode region.Type: GrantFiled: January 23, 2013Date of Patent: October 6, 2015Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Keisuke Kimura, Satoru Kameyama, Masaki Koyama, Sachiko Aoi
-
Publication number: 20150275725Abstract: In a honeycomb structure, a bonding material monolithically bonds a plurality of honeycomb segments. The bonding material contains crystalline anisotropic ceramic particle and a particulate pore former. The crystalline anisotropic ceramic particle is 20 mass % or less. An average particle diameter of the pore former in the bonding material is 80 to 200 ?m. In the case where a compressive Young's modulus of the bonding material is assumed as E (unit: MPa) and a shear strength of the bonding material is assumed as ? (unit: kPa), ?/E is 5 to 50.Type: ApplicationFiled: February 10, 2015Publication date: October 1, 2015Inventors: Shuichi ICHIKAWA, Keisuke KIMURA, Taku NISHIGAKI
-
Publication number: 20150256193Abstract: A digital-correction-type A/D converter which is a charge sharing type and performing successive approximation is realized in a small area. The A/D converter is configured with an A/D conversion unit which is a charge sharing type and performing successive approximation, a digital correction unit which receives a digital output of the A/D conversion unit and performs digital correction to the digital output, and a holding unit which holds a test signal. A test signal of a common value from the holding unit is inputted into the A/D conversion unit in the first period and the second period. The A/D conversion correction coefficient for the digital correction unit is calculated on the basis of the digital correction result of the digital correction unit in the first period, and the digital correction result of the digital correction unit in the second period.Type: ApplicationFiled: May 13, 2015Publication date: September 10, 2015Inventors: Takashi OSHIMA, Tatsuji MATSUURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO, Keisuke KIMURA