Patents by Inventor Keith Wong
Keith Wong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080092367Abstract: A method of fabricating a MEMS switch having a free moving inductive element within in micro-cavity guided by at least one inductive coil. The switch consists of an upper inductive coil at one end of a micro-cavity; optionally, a lower inductive coil; and a free-moving inductive element preferably made of magnetic material. The coils are provided with an inner permalloy core. Switching is achieved by passing a current through the upper coil, inducing a magnetic field unto the inductive element. The magnetic field attracts the free-moving inductive element upwards, shorting two open conductive wires, closing the switch. When the current flow stops or is reversed, the free-moving magnetic element drops back by gravity to the bottom of the micro-cavity and the conductive wires open. When the chip is not mounted with the correct orientation, the lower coil pulls the free-moving inductive element back at its original position.Type: ApplicationFiled: January 3, 2008Publication date: April 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Lawrence Clevenger, Timothy Dalton, Carl Radens, Keith Wong, Chih-Chao Yang
-
Publication number: 20080020535Abstract: A silicide cap structure and method of fabricating a silicide cap having a low sheet resistance. The method provides a semiconductor substrate and a MOSFET structure comprising a gate insulator on the substrate, an Si-containing gate electrode on the gate insulator layer, and source/drain diffusions. Atop the gate electrode and source/drain diffusions is formed a layer of metal used in forming a silicide region atop the transistor gate electrode and diffusions; an intermediate metal barrier layer formed atop the silicide forming metal layer; and, an oxygen barrier layer formed atop the intermediate metal barrier layer. As a result of annealing the MOSFET structure, resulting formed silicide regions exhibit a lower sheet resistance. As the intermediate metal barrier layer comprises a material exhibiting tensile stress, the oxygen barrier layer may comprise a compressive material for minimizing a total mechanical stress of the cap structure and underlying layers during the applied anneal.Type: ApplicationFiled: October 3, 2007Publication date: January 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Levent Gulari, Kevin Mello, Robert Purtell, Yun-Yu Wang, Keith Wong
-
Publication number: 20070275557Abstract: An interconnect structure of the single or dual damascene type and a method of forming the same, which substantially reduces the surface oxidation problem of plating a conductive material onto a noble metal seed layer are provided. In accordance with the present invention, a hydrogen plasma treatment is used to treat a noble metal seed layer such that the treated noble metal seed layer is highly resistant to surface oxidation. The inventive oxidation-resistant noble metal seed layer has a low C content and/or a low nitrogen content.Type: ApplicationFiled: August 15, 2007Publication date: November 29, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Nancy Klymko, Christopher Parks, Keith Wong
-
Publication number: 20070252127Abstract: A PCM cell structure comprises a first electrode, a phase change element, and a second electrode, wherein the phase change element is inserted in between the first electrode and the second electrode and only the peripheral edge of one of the first and second electrodes contacts the phase change element thereby reducing the contact area between the phase change element and one of the electrodes thereby increasing the current density through the phase change element and effectively inducing the phase change at a first programming power.Type: ApplicationFiled: March 30, 2006Publication date: November 1, 2007Inventors: John Arnold, Lawrence Clevenger, Timothy Dalton, Michael Gaidis, Louis Hsu, Carl Radens, Keith Wong, Chih-Chao Yang
-
Publication number: 20070216031Abstract: An interconnect structure of the single or dual damascene type and a method of forming the same, which substantially reduces the surface oxidation problem of plating a conductive material onto a noble metal seed layer are provided. In accordance with the present invention, a hydrogen plasma treatment is used to treat a noble metal seed layer such that the treated noble metal seed layer is highly resistant to surface oxidation. The inventive oxidation-resistant noble metal seed layer has a low C content and/or a low nitrogen content.Type: ApplicationFiled: March 15, 2006Publication date: September 20, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Nancy Klymko, Christopher Parks, Keith Wong
-
Publication number: 20070210448Abstract: A semiconductor structure that includes a Co-containing liner disposed between an oxygen-getter layer and a metal-containing conductive material is provided. The Co-containing liner, the oxygen-getter layer and the metal-containing conductive material form MOL metallurgy where the Co-containing liner replaces a traditional TiN liner. By “Co-containing” is meant that the liner includes elemental Co alone or elemental Co and at least one of P or B. In order to provide better step coverage of the inventive Co-containing liner within a high aspect ratio contact opening, the Co-containing liner is formed via an electroless deposition process.Type: ApplicationFiled: March 10, 2006Publication date: September 13, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith Wong, Yun-Yu Wang, Horatio Wildman, Christopher Parks, Chih-Chao Yang
-
Publication number: 20070210296Abstract: An electrode for a memory material of a phase change memory device is disclosed. The electrode includes a first layer adhered to the memory material, the first layer including a nitride (ANx), where A is one of titanium (Ti) and tungsten (W) and x greater than zero, but is less than 1.0, and a second layer adhered to the first layer, the second layer including a nitride (ANy), where y is greater than or equal to 1.0. The multiple layer electrode allows the first layer to better adhere to chalcogenide based memory material, such as GST, than for example, stoichiometric TiN or WN, which prevents delamination. A phase change memory device and method are also disclosed.Type: ApplicationFiled: March 7, 2006Publication date: September 13, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Donna Cote, Ronald Mauthe, Keith Wong
-
Publication number: 20070190549Abstract: The present invention provides a composition for detecting and/or characterizing a multiple-charged biomolecule comprising a charged d8 or d10 metal complex, wherein the metal complex electrostatically binds to the multiple-charged biomolecule to induce aggregation and self-assembly of the metal complex through metal . . . metal interactions, ? . . . ? interactions, or a combination of both interactions. The present invention further provides assay methods and kits for label-free optical detection and/or characterization of biomolecules carrying multiple charges, e.g., single-stranded nucleic acids, polyaspartate, polyglutamate, using a composition comprising a charged d8 or d10 metal complex.Type: ApplicationFiled: January 19, 2007Publication date: August 16, 2007Inventors: Vivian Yam, Cong Yu, Kenneth Chan, Keith Wong
-
Publication number: 20070173008Abstract: Semiconductor structures, such as, for example, field effect transistors (FETs) and/or metal-oxide-semiconductor capacitor (MOSCAPs), are provided in which the workfunction of a conductive electrode stack is changed by introducing metal impurities into a metal-containing material layer which, together with a conductive electrode, is present in the electrode stack. The choice of metal impurities depends on whether the electrode is to have an n-type workfunction or a p-type workfunction. The present invention also provides a method of fabricating such semiconductor structures.Type: ApplicationFiled: January 20, 2006Publication date: July 26, 2007Applicant: International Business Machines CorporationInventors: Michael Chudzik, Bruce Doris, Supratik Guha, Rajarao Jammy, Vijay Narayanan, Vamsi Paruchuri, Yun Wang, Keith Wong
-
Publication number: 20070164357Abstract: A transistor device and method of forming the same comprises a substrate; a first gate electrode over the substrate; a second gate electrode over the substrate; and a landing pad comprising a pair of flanged ends overlapping the second gate electrode, wherein the structure of the second gate electrode is discontinuous with the structure of the landing pad.Type: ApplicationFiled: January 17, 2006Publication date: July 19, 2007Applicant: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Dalton, Louis Hsu, Carl Radens, Keith Wong, Chih-Chao Yang
-
Publication number: 20070161240Abstract: Disclosed is a structure and method for tuning silicide stress and, particularly, for developing a tensile silicide region on a gate conductor of an n-FET in order to optimize n-FET performance. More particularly, a first metal layer-protective cap layer-second metal layer stack is formed on an n-FET structure. However, prior to the deposition of the second metal layer, the protective layer is exposed to air. This air break step alters the adhesion between the protective cap layer and the second metal layer and thereby, effects the stress imparted upon the first metal layer during silicide formation. The result is a more tensile silicide that is optimal for n-FET performance.Type: ApplicationFiled: January 9, 2006Publication date: July 12, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert Purtell, Keith Wong
-
Publication number: 20070117377Abstract: A conductor-dielectric interconnect structure is fabricated by providing a structure comprising a dielectric layer having a patterned feature therein; depositing a plating seed layer on the dielectric layer in the patterned feature; depositing a sacrificial seed layer on the plating seed layer in the via; reducing the thickness of the sacrificial seed layer by reverse plating; and plating a conductive metal on the sacrificial seed layer in the patterned feature. Also provided is a dielectric layer having a via therein; a plating seed layer on the dielectric layer in the patterned feature; and a discontinuous sacrificial seed layer located in the patterned feature.Type: ApplicationFiled: November 23, 2005Publication date: May 24, 2007Inventors: Chih-Chao Yang, Shom Ponoth, David Rath, Keith Wong
-
Publication number: 20070077760Abstract: A method and apparatus are provided in which non-directional and directional metal (e.g. Ni) deposition steps are performed in the same process chamber. A first plasma is formed for removing material from a target; a secondary plasma for increasing ion density in the material is formed in the interior of an annular electrode (e.g. a Ni ring) connected to an RF generator. Material is deposited non-directionally on the substrate in the absence of the secondary plasma and electrical biasing of the substrate, and deposited directionally when the secondary plasma is present and the substrate is electrically biased. Nickel silicide formed from the deposited metal has a lower gate polysilicon sheet resistance and may have a lower density of pipe defects than NiSi formed from metal deposited in a solely directional process, and has a lower source/drain contact resistance than NiSi formed from metal deposited in a solely non-directional process.Type: ApplicationFiled: October 3, 2005Publication date: April 5, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith Wong, Robert Purtell
-
Publication number: 20070077753Abstract: A method is provided for fabricating a via contact structure contacting a single-crystal semiconductor diffusion region at a top surface of a substrate. In such method, a first layer is formed in contact with the diffusion region at the top surface, the first layer consisting essentially of a silicide of a first metal. A dielectric region is formed to overlie the first layer. An opening is etched in the dielectric region extending through the first layer to the diffusion region. A second layer is formed to line the opening, the second layer including a second metal. Thereafter, a conductor is deposited within the opening over the second layer, and the substrate is heated to cause the second metal to form a silicide at the top surface.Type: ApplicationFiled: December 4, 2006Publication date: April 5, 2007Inventors: Michael Iwatake, Kevin Mello, Matthew Oonk, Amanda Piper, Yun Wang, Keith Wong
-
Publication number: 20070020929Abstract: A method for reducing dendrite formation in a self-aligned, silicide process for a semiconductor device includes forming a silicide metal layer over a semiconductor substrate, the semiconductor device having one or more diffusion regions, one or more isolation areas and one or more gate structures formed thereon. The concentration of metal rich portions of the metal layer is reduced through the introduction of silicon thereto, and the semiconductor device is annealed.Type: ApplicationFiled: July 28, 2006Publication date: January 25, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert Purtell, Yun-Yu Wang, Keith Wong
-
Publication number: 20060270245Abstract: The present invention relates to a bilayer cap structure for interconnect structures that comprise copper metallization or other conductive metallization. Such bilayer cap structure includes a first cap layer formed by an unbiased high density plasma (HDP) chemical vapor deposition process, and a second cap layer over the first cap layer, where the second cap layer is formed by a biased high density plasma (bHDP) chemical vapor deposition process. During the bHDP chemical vapor deposition process, a low AC bias power is applied to the substrate to increase the ion bombardment on the substrate surface and to induce resputtering of the capping material, thereby forming a seamless second cap layer with excellent reactive ion etching (RIE) selectivity.Type: ApplicationFiled: May 27, 2005Publication date: November 30, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard Conti, Thomas Houghton, Michael Lofaro, Jeffery Maxson, Ann McDonald, Yun-Yu Wang, Keith Wong, Daewon Yang
-
Publication number: 20060237796Abstract: The present invention is directed to CMOS structures that include at least one nMOS device located on one region of a semiconductor substrate; and at least one pMOS device located on another region of the semiconductor substrate. In accordance with the present invention, the at least one nMOS device includes a gate stack comprising a gate dielectric, a low workfunction elemental metal having a worfunction of less than 4.2 eV, an in-situ metallic capping layer, and a polysilicon encapsulation layer and the at least one pMOS includes a gate stack comprising a gate dielectric, a high workfunction elemental metal having a workfunction of greater than 4.9 eV, a metallic capping layer, and a polysilicon encapsulation layer. The present invention also provides methods of fabricating such a CMOS structure.Type: ApplicationFiled: April 21, 2005Publication date: October 26, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Eduard Cartier, Matthew Copel, Bruce Doris, Rajarao Jammy, Young-Hee Kim, Barry Linder, Vijay Narayanan, Vamsi Paruchuri, Keith Wong
-
Publication number: 20060163671Abstract: A suicide cap structure and method of fabricating a suicide cap having a low sheet resistance. The method provides a semiconductor substrate and a MOSFET structure comprising a gate insulator on the substrate, an Si-containing gate electrode on the gate insulator layer, and source/drain diffusions. Atop the gate electrode and source/drain diffusions is formed a layer of metal used in forming a silicide region atop the transistor gate electrode and diffusions; an intermediate metal barrier layer formed atop the silicide forming metal layer; and, an oxygen barrier layer formed atop the intermediate metal barrier layer. As a result of annealing the MOSFET structure, resulting formed silicide regions exhibit a lower sheet resistance. As the intermediate metal barrier layer comprises a material exhibiting tensile stress, the oxygen barrier layer may comprise a compressive material for minimizing a total mechanical stress of the cap structure and underlying layers during the applied anneal.Type: ApplicationFiled: January 27, 2005Publication date: July 27, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Levent Gulari, Kevin Mello, Robert Purtell, Yun-Yu Wang, Keith Wong
-
Publication number: 20060051959Abstract: A via contact is provided to a diffusion region at a top surface of a substrate which includes a single-crystal semiconductor region. The via contact includes a first layer which consists essentially of a silicide of a first metal in contact with the diffusion region at the top surface. A dielectric region overlies the first layer, the dielectric region having an outer surface and an opening extending from the outer surface to the top surface of the substrate. A second layer lines the opening and contacts the top surface of the substrate in the opening, the second layer including a second metal which lines a sidewall of the opening and a silicide of the second metal which is self-aligned to the top surface of the substrate in the opening. A diffusion barrier layer overlies the second layer within the opening. A third layer including a third metal overlies the diffusion barrier layer and fills the opening.Type: ApplicationFiled: September 9, 2004Publication date: March 9, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Iwatake, Kevin Mello, Matthew Oonk, Amanda Piper, Yun Wang, Keith Wong
-
Publication number: 20060043435Abstract: Gate conductors on an integrated circuit are formed with enlarged upper portions which are utilized to electrically connect the gate conductors with other devices. A semiconductor device comprises a gate conductor with an enlarged upper portion which electrically connects the gate conductor to a local diffusion region. Another semiconductor device comprises two gate conductors with enlarged upper portions which merge to create electrically interconnected gate conductors. Methods for forming the above semiconductor devices are also described and claimed.Type: ApplicationFiled: August 31, 2004Publication date: March 2, 2006Applicant: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Dalton, Louis Hsu, Carl Radens, Keith Wong, Chih-Chao Yang