Patents by Inventor Kengo Aritomi
Kengo Aritomi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8446765Abstract: A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.Type: GrantFiled: May 25, 2012Date of Patent: May 21, 2013Assignee: Renesas Electronics CorporationInventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20120230107Abstract: A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.Type: ApplicationFiled: May 25, 2012Publication date: September 13, 2012Applicant: Renesas Electronics CorporationInventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Patent number: 8208303Abstract: A memory apparatus includes a control circuit, a plurality of memory arrays, each of which contains a plurality of memory cells, and a current detecting circuit. The current detecting circuit measures a quantity of a current of a first memory array. A redundancy information is changed when the quantity of the current of the first memory array is over a first current quantity detected by the current detecting circuit. The control circuit controls an access to the memory arrays, and changes the access to the first memory array to a second memory array in accordance with the redundancy information.Type: GrantFiled: July 7, 2011Date of Patent: June 26, 2012Assignee: Renesas Electronics CorporationInventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20110261617Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: ApplicationFiled: July 7, 2011Publication date: October 27, 2011Applicant: Renesas Electronics CorporationInventors: Taku OGURA, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Patent number: 8000159Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: GrantFiled: August 3, 2010Date of Patent: August 16, 2011Assignee: Renesas Electronics CorporationInventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20110002170Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: ApplicationFiled: August 3, 2010Publication date: January 6, 2011Applicant: RENESAS TECHNOLOGY CORP.Inventors: Taku OGURA, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Patent number: 7782672Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: GrantFiled: October 15, 2008Date of Patent: August 24, 2010Assignee: Renesas Technology Corp.Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20090052249Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: ApplicationFiled: October 15, 2008Publication date: February 26, 2009Applicant: RENESAS TECHNOLOGY CORP.Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Patent number: 7447087Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: GrantFiled: June 26, 2007Date of Patent: November 4, 2008Assignee: Renesas Technology Corp.Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20070297251Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: ApplicationFiled: June 26, 2007Publication date: December 27, 2007Applicant: RENESAS TECHNOLOGY CORP.Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Patent number: 7248513Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: GrantFiled: September 15, 2004Date of Patent: July 24, 2007Assignee: Renesas Technology Corp.Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20050057963Abstract: A memory array including memory mats is arranged in a U shape when seen in two dimensions, and a logic circuit and an analog circuit are arranged in a region unoccupied by the memory array. This facilitates transmission of power supply voltage and signals between the peripheral circuit including the analog and logic circuits and the pad band including power supply and data pads. The analog circuit is positioned close to the power supply pad, so that voltage drop due to the resistance of power supply interconnection is restricted. It is also possible to separate a charge pumping power supply interconnection and a peripheral circuit power supply interconnection in the vicinity of the power supply pad.Type: ApplicationFiled: September 15, 2004Publication date: March 17, 2005Inventors: Taku Ogura, Tadaaki Yamauchi, Hidenori Mitani, Takashi Kubo, Kengo Aritomi
-
Publication number: 20040196719Abstract: In a semiconductor memory device, there are provided refresh timers issuing refresh requests at different periods, and refresh address generation circuits generating refresh addresses in accordance with the respective refresh requests. In a row select circuit, it is set for each row according to which, of the refresh addresses different from each other in issuance period, a corresponding word line is to be selected. Each word line can be refreshed in a different refresh cycle, and only a word line of pause refresh failure is refreshed in a shorter cycle while the other word lines are refreshed in a longer cycle. Current dissipation can be reduced in a self-refresh mode.Type: ApplicationFiled: September 30, 2003Publication date: October 7, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Kengo Aritomi, Yoshinori Inoue
-
Patent number: 6597624Abstract: In generating sub decode signals for specifying a sub word line in a hierarchical word line structure, a first sub decode signal transmitted to a selected sub word line is generated from a sub decode first signal, and a second sub decode signal for holding a non-selected sub word line at a non-selected state is generated by a gate circuit receiving the first sub decode signal and the signal generated on the basis of the sub decode first signal. When the first sub decode signal is selected, the logic level of the second sub decode signal can be changed at high speed. Consequently, a period in which a path through which a through-current flows in a sub word driver can be made sufficiently short and accordingly, the current consumption can be reduced.Type: GrantFiled: May 7, 2002Date of Patent: July 22, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kengo Aritomi
-
Patent number: 6504744Abstract: A semiconductor memory device includes a plurality of array blocks including word lines, memory cells, bit lines, dummy word lines and transistors. In a test mode, rather than a word line a dummy word line is selected. Selectively turning on either one of the transistors allows a bit line connected thereto to be driven to a ground potential. Thus, a channel leak can be detected. In a mode other than the test mode, a defective word line is substituted by a spare word line included in a spare block.Type: GrantFiled: December 15, 2000Date of Patent: January 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kengo Aritomi, Mikio Asakura
-
Publication number: 20020186611Abstract: In generating sub decode signals for specifying a sub word line in a hierarchical word line structure, a first sub decode signal transmitted to a selected sub word line is generated from a sub decode first signal, and a second sub decode signal for holding a non-selected sub word line at a non-selected state is generated by a gate circuit receiving the first sub decode signal and the signal generated on the basis of the sub decode first signal. When the first sub decode signal is selected, the logic level of the second sub decode signal can be changed at high speed. Consequently, a period in which a path through which a through-current flows in a sub word driver can be made sufficiently short and accordingly, the current consumption can be reduced.Type: ApplicationFiled: May 7, 2002Publication date: December 12, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Kengo Aritomi
-
Patent number: 6477105Abstract: Complementary sub-decode signals to be provided to a sub-word line driver are separately generated through different circuits using individual power-supply voltages. Thus, the generation of a through current in the sub-word line driver is prevented.Type: GrantFiled: March 25, 2002Date of Patent: November 5, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kengo Aritomi, Mikio Asakura, Takashi Ito, Kiyohiro Furutani
-
Publication number: 20020097630Abstract: Complementary sub-decode signals to be provided to a sub-word line driver are separately generated through different circuits using individual power-supply voltages. Thus, the generation of a through current in the sub-word line driver is prevented.Type: ApplicationFiled: March 25, 2002Publication date: July 25, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Kengo Aritomi, Mikio Asakura, Takashi Ito, Kiyohiro Furutani
-
Patent number: 6407942Abstract: Complementary sub-decode signals to be provided to a sub-word line driver are separately generated through different circuits using individual power-supply voltages. Thus, the generation of a through current in the sub-word line driver is prevented.Type: GrantFiled: May 8, 2000Date of Patent: June 18, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kengo Aritomi, Mikio Asakura, Takashi Ito, Kiyohiro Furutani
-
Patent number: 6344763Abstract: A semiconductor integrated circuit device includes a plurality of data input/output terminals to transmit send/receive a plurality of input/output data signals to/from an external source, a mode set circuit to set an operation mode of the semiconductor integrated circuit device and generating a plurality of capacitance set signals according to a combination of externally applied control signals, and a plurality of variable capacitance circuits respectively provided between a predetermined reference potential and a plurality of data input/output terminals, capable of changing independently the capacitance according to a capacitance set signal.Type: GrantFiled: October 23, 2000Date of Patent: February 5, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kengo Aritomi, Takayuki Miyamoto