Patents by Inventor Kenneth A. Jansen
Kenneth A. Jansen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20010039632Abstract: A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The system supports DIMMs having X4 and X8 configurations. The system also transitions between various states, including a redundant state and a non-redundant state, to facilitate “hot-plug” capabilities utilizing its removable memory cartridges.Type: ApplicationFiled: January 25, 2001Publication date: November 8, 2001Inventors: John M. MacLaren, Paul Santeler, Kenneth A. Jansen, Sompong P. Olarig, Robert A. Lester, Patrick L. Ferguson, John E. Larson, Jerome J. Johnson, Gary J. Piccirillo
-
Patent number: 6314515Abstract: Two design variations which allow multiple processors to start up using a single ROM are disclosed. In each design, a single, primary processor is allowed to perform a complete POST while the remaining, secondary processors are directed in the course of their POST to perform a more limited initialization sequence. At power on, the primary processor begins a normal POST, while the secondary processors are held until a vector is placed into a redirection vector location. Each secondary processor is then subsequently started, using its own initialization code located at the address indicated by the redirection vector. The first technique is applicable to general multiprocessor systems because the implementation of this design can be run either from external software or from an addition to the operating system of the particular machine on which it is being used.Type: GrantFiled: July 19, 1999Date of Patent: November 6, 2001Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Montgomery C. McGraw, Darren J. Cepulis
-
Patent number: 6223301Abstract: A computer system includes memory modules, a central processing unit and a memory controller. The memory controller is configured to access the memory modules in response to interaction with the central processing unit and define a fault tolerant memory array with the memory modules. Each memory module stores first data represented by second data stored by the other memory modules.Type: GrantFiled: September 30, 1997Date of Patent: April 24, 2001Assignee: Compaq Computer CorporationInventors: Paul A. Santeler, Kenneth A. Jansen, Sompong P. Olarig
-
Patent number: 6119228Abstract: A method for providing secure remote control commands in a distributing computer environment. In the preferred embodiment of the invention, a network administrator or network management software creates a shutdown record, including an index or time stamp, for powering down a specified network computer(s). Prior to broadcast over the network, a secure one-way hash function is performed on the shutdown record. The result of the one-way hash function is encrypted using the network administrator's private key, thereby generating a digital signature that can be verified by specially configured network nodes. The digital signature is appended to the original shutdown record prior to broadcast to the network. Upon receiving the broadcast message, the targeted network computer(s) validates the broadcast message by verifying the digital signature of the packet or frame. The validation process is performed by decrypting the hash value representation of the shutdown record using the network administrator's public key.Type: GrantFiled: August 22, 1997Date of Patent: September 12, 2000Assignee: Compaq Computer CorporationInventors: Michael F. Angelo, David L. Collins, Donald D. Kim, Kenneth A. Jansen
-
Patent number: 6098132Abstract: A computer system includes a memory bus, a connector and a controller. The connector is configured to receive a memory module and prevent removal of the memory module from the connector in a first state. The connector allows removal of the memory module from the connector in a second state. The controller is configured to change a connection status between the connector and the memory bus in response to the connector changing from one of the states to the other state. A central processing unit of the computer system is configured to use the memory bus to store data in the memory module.Type: GrantFiled: September 30, 1997Date of Patent: August 1, 2000Assignee: Compaq Computer CorporationInventors: Sompong P. Olarig, Kenneth A. Jansen, Paul A. Santeler
-
Patent number: 6035407Abstract: A computer includes a packaged integrated circuit having an information storage area containing information determined only after the integrated circuit is packaged and tested, and a control circuit that uses the information to configure the computer. A computer also may include a bus line connecting two GTL electronic components at a single termination point and a pull-up resistor connecting the termination point to a termination voltage supply.Type: GrantFiled: July 15, 1996Date of Patent: March 7, 2000Assignee: Compaq Computer CorporationInventors: Ghassan R. Gebara, Kenneth A. Jansen
-
Patent number: 6032257Abstract: A method of theft protection for computers and computer related hardware. Warranty fraud, theft of proprietary technology, and hardware theft are minimized by encoding the hardware components such that a digitally authenticated handshake must be performed between the system and the component at power-up. If the handshake is successful, normal operation continues with all enhancements. If the handshake is unsuccessful, the device is disabled or shifted into a lower performance mode.Type: GrantFiled: August 29, 1997Date of Patent: February 29, 2000Assignee: Compaq Computer CorporationInventors: Sompong P. Olarig, Michael F. Angelo, Kenneth A. Jansen
-
Patent number: 5946189Abstract: A combination support and heat sink structure is mounted within a computer housing for pivotal movement between connected and disconnected positions and includes a pair of cooling plates, one air cooled and the other liquid cooled, carried in a spaced apart, parallel opposing relationship. The two cooling plates are movable toward and away from one another and a pair of manually operable spring clip members permit a processor card to be removably sandwiched and clamped between the cooling plates without the use of tools.Type: GrantFiled: October 5, 1998Date of Patent: August 31, 1999Assignee: Compaq Computer CorporationInventors: David J. Koenen, Kenneth A. Jansen
-
Patent number: 5926032Abstract: A computer includes a packaged integrated circuit having an information storage area containing information determined only after the integrated circuit is packaged and tested, and a control circuit that uses the information to configure the computer. A computer also may include a bus line connecting two GTL electronic components at a single termination point and a pull-up resistor connecting the termination point to a termination voltage supply.Type: GrantFiled: September 12, 1997Date of Patent: July 20, 1999Assignee: Compaq Computer CorporationInventors: Ghassan R. Gebara, Kenneth A. Jansen
-
Patent number: 5886872Abstract: A combination support and heat sink structure is mounted within a computer housing for pivotal movement between connected and disconnected positions and includes a pair of cooling plates, one air cooled and the other liquid cooled, carried in a spaced apart, parallel opposing relationship. The two cooling plates are movable toward and away from one another and a pair of manually operable spring clip members permit a processor card to be removably sandwiched and clamped between the cooling plates without the use of tools.Type: GrantFiled: April 23, 1997Date of Patent: March 23, 1999Assignee: Compaq Computer CorporationInventors: David J. Koenen, Kenneth A. Jansen
-
Patent number: 5870602Abstract: A multiprocessor system includes first and second processing units. Each of these processing units includes at least a processor and preferably also a cache memory, a cache memory controller and a numerical coprocessor. Each processing unit is reset in response to a system reset signal but only selected portions of the processing units are reset in response to a partial-reset signal. The system can also include a number other components such as video circuitry, a hard disk drive, bus interface circuitry, a speaker, a keyboard controller and a keyboard.Type: GrantFiled: January 27, 1998Date of Patent: February 9, 1999Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Paul R. Culley, Mark Taylor, Javier F. Izquierdo
-
Patent number: 5867703Abstract: Two design variations which allow multiple processors to start up using a single ROM are disclosed. In each design, a single, primary processor is allowed to perform a complete POST while the remaining, secondary processors are directed in the course of their POST to perform a more limited initialization sequence. At power on, the primary processor begins a normal POST, while the secondary processors are held until a vector is placed into a redirection vector location. Each secondary processor is then subsequently started, using its own initialization code located at the address indicated by the redirection vector. The first technique is applicable to general multiprocessor systems because the implementation of this design can be run either from external software or from an addition to the operating system of the particular machine on which it is being used.Type: GrantFiled: January 27, 1998Date of Patent: February 2, 1999Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Montgomery C. McGraw, Darren J. Cepulis
-
Patent number: 5737604Abstract: A method and system for independently resetting primary and secondary processors 20 and 120 respectively under program control in a multiprocessor, cache memory system. Processors 20 and 120 are reset without causing cache memory controllers 24 and 124 to reset.Type: GrantFiled: September 30, 1996Date of Patent: April 7, 1998Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Paul R. Culley, Mark Taylor, Javier F. Izquierdo
-
Patent number: 5729675Abstract: Two design variations which allow multiple processors to start up using a single ROM are disclosed. In each design, a single, primary processor is allowed to perform a complete POST while the remaining, secondary processors are directed in the course of their POST to perform a more limited initialization sequence. At power on, the primary processor begins a normal POST, while the secondary processors are held until a vector is placed into a redirection vector location. Each secondary processor is then subsequently started, using its own initialization code located at the address indicated by the redirection vector. The first technique is applicable to general multiprocessor systems because the implementation of this design can be run either from external software or from an addition to the operating system of the particular machine on which it is being used.Type: GrantFiled: August 20, 1996Date of Patent: March 17, 1998Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Montgomery C. McGraw, Darren J. Cepulis
-
Patent number: 5596759Abstract: Two design variations which allow multiple processors to start up using a single ROM are disclosed. In each design, a single, primary processor is allowed to perform a complete POST while the remaining, secondary processors are directed in the course of their POST to perform a more limited initialization sequence. At power on, the primary processor begins a normal POST, while the secondary processors are held until a vector is placed into a redirection vector location. Each secondary processor is then subsequently started, using its own initialization code located at the address indicated by the redirection vector. The first technique is applicable to general multiprocessor systems because the implementation of this design can be run either from external software or from an addition to the operating system of the particular machine on which it is being used.Type: GrantFiled: October 3, 1995Date of Patent: January 21, 1997Assignee: Compaq Computer CorporationInventors: David A. Miller, Kenneth A. Jansen, Montgomery C. McGraw, Darren J. Cepulis
-
Patent number: 5497497Abstract: Two design variations which allow multiple processors to start up using a single ROM. In each design, a single, primary processor is allowed to perform a complete POST while the remaining, secondary processors are directed in the course of their POST to perform a more limited initialization sequence. At power on, the primary processor begins a normal POST, while the secondary processors are held until a vector is placed into a redirection vector location. Each secondary processor is then subsequently started, using its own initialization code located at the address indicated by the redirection vector. The first technique is applicable to general multiprocessor systems because the implementation of this design can be run either from external software or from an addition to the operating system of the particular machine on which it is being used.Type: GrantFiled: April 22, 1993Date of Patent: March 5, 1996Assignee: Compaq Computer Corp.Inventors: David A. Miller, Kenneth A. Jansen, Montgomery C. McGraw, Darren J. Cepulis
-
Patent number: 5465360Abstract: A method and system for independently resetting primary and secondary processors 20 and 120 respectively under program control in a multiprocessor, cache memory system. Processors 20 and 120 are reset without causing cache memory controllers 24 and 124 to reset.Type: GrantFiled: November 12, 1993Date of Patent: November 7, 1995Assignee: Compaq Computer Corp.Inventors: David A. Miller, Kenneth A. Jansen, Paul R. Culley, Mark Taylor, Javier F. Izquierdo
-
Patent number: 5392436Abstract: A method and apparatus for arbitrating between multiple processors that can be incorporated into an arbitration scheme that is designed to include only a single processor. The method includes consolidating the individual bus requests of each processor into a single bus request supplied to the single processor arbitration scheme. When control of the bus is allocated to the single processor, the multiprocessor arbitration arbitrates among the processors who requested the bus. The bus protocol used includes a least recently used method for granting bus access to the multiple processors coupled with a means for giving one processor priority over the others for access to the bus. The protocol also includes protection from interruption for the respective processor in control of the bus for a preset period of time.Type: GrantFiled: May 26, 1994Date of Patent: February 21, 1995Assignee: Compaq Computer CorporationInventors: Kenneth A. Jansen, Montgomery C. McGraw, David A. Miller, Paul R. Culley