Patents by Inventor Kenya SUGIHARA
Kenya SUGIHARA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11475299Abstract: A side information calculating unit (110) calculates side information for assisting either identification processing or classification processing. When there is a discrepancy between a processing result of either the identification processing or the classification processing, and the side information, the multilayer neural network (120) changes an output value of an intermediate layer (20) and performs either the identification processing or the classification processing again.Type: GrantFiled: August 10, 2017Date of Patent: October 18, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Kenya Sugihara
-
Publication number: 20220075059Abstract: A learning data generation device includes: a target object image generating unit for simulating radar irradiation to a target object using a 3D model of the target object to generate a target object-simulated radar image that is a simulated radar image of the target object; a background image acquiring unit for acquiring a background image using radar image information generated by the radar device performing radar irradiation; an image combining unit for generating a combined pseudo radar image obtained by combining the background image and the target object-simulated radar image by pasting the target object-simulated radar image generated by the target object image generating unit to a predetermined position in the background image acquired by the background image acquiring unit; and a learning data generating unit for generating learning data that associates combined simulated radar image information indicating the combined pseudo radar image generated by the image combining unit with class information inType: ApplicationFiled: November 12, 2021Publication date: March 10, 2022Applicant: Mitsubishi Electric CorporationInventors: Mamoru DOI, Yumiko KATAYAMA, Kenya SUGIHARA, Mitsuru ASHIZAWA
-
Publication number: 20210319299Abstract: Included in an inference device of a neural network are: a memory for storing a layer on an input side and weight data for generating a matrix multiplication using the layer on the input side; and a processor for generating a layer on an output side, by using the layer on the input side and the weight data for generating the matrix multiplication using the layer on the input side, in which, out of a plurality of rows and columns including zero elements and non-zero elements in the weight data, the memory stores only non-zero weights and position information of the non-zero weights and the number of non-zero elements in each of the rows is approximately the same. Therefore, it is possible to reduce the amount of memory in a memory for storing learned weight data of a weight matrix. It is also possible to reduce the amount of memory of a memory for storing positions of non-zero weight elements of the weight matrix.Type: ApplicationFiled: June 25, 2021Publication date: October 14, 2021Applicant: Mitsubishi Electric CorporationInventor: Kenya SUGIHARA
-
Patent number: 11095309Abstract: Provided is an optical transmission/reception device including an error correction decoding unit (36) for decoding a received sequence encoded with an LDPC code, in which the error correction decoding unit (36) is configured to perform decoding processing using a parity check matrix (70) of a spatially-coupled LDPC code, which includes a plurality of parity check sub-matrices (71) combined with each other, in which the decoding processing is windowed decoding processing that uses a window (80) over one or more parity check sub-matrices (71), and in which a window size of the window (80) and a decoding iteration count due to throughput and requested correction performance are variable and input from a control circuit (12) connected to the error correction decoding device (36).Type: GrantFiled: February 2, 2017Date of Patent: August 17, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenji Ishii, Kazuo Kubo, Kenya Sugihara, Hideo Yoshida
-
Publication number: 20210241083Abstract: An arithmetic device includes a first register that stores input data as values of a plurality of input neurons, a plurality of ports, and a plurality of processing element groups that correspond to the plurality of ports, respectively, and can access the first register through the respective corresponding ports. Each processing element group includes a plurality of processing elements. Each processing element is associated with at least one of a plurality of output neurons and performs a multiply-and-accumulate computation in which a value of at least one input neuron connected to a corresponding output neuron is multiplied by a weight coefficient and results of multiplication are accumulated.Type: ApplicationFiled: January 28, 2019Publication date: August 5, 2021Applicant: Mitsubishi Electric CorporationInventors: Kyohei SUWABE, Kenya SUGIHARA, Seidai TAKEDA
-
Patent number: 10917116Abstract: Provided is an error correction device including an encoding circuit configured to encode a plurality of error correction code sequences, in which the encoding circuit includes a plurality of encoding circuits connected in parallel, and is configured to execute encoding processing for the plurality of error correction code sequences through use of all the plurality of encoding circuits by adjusting an output bus width and a frequency of an operation clock with respect to a difference in transmission rate for any payloads input in one or more systems.Type: GrantFiled: March 9, 2017Date of Patent: February 9, 2021Assignee: Mitsubishi Electric CorporationInventors: Hideo Yoshida, Kazuo Kubo, Kenji Ishii, Kenya Sugihara, Takashi Sugihara
-
Publication number: 20200382134Abstract: Provided is an optical transmission/reception device including an error correction decoding unit (36) for decoding a received sequence encoded with an LDPC code, in which the error correction decoding unit (36) is configured to perform decoding processing using a parity check matrix (70) of a spatially-coupled LDPC code, which includes a plurality of parity check sub-matrices (71) combined with each other, in which the decoding processing is windowed decoding processing that uses a window (80) over one or more parity check sub-matrices (71), and in which a window size of the window (80) and a decoding iteration count due to throughput and requested correction performance are variable and input from a control circuit (12) connected to the error correction decoding device (36).Type: ApplicationFiled: February 2, 2017Publication date: December 3, 2020Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenji ISHII, Kazuo KUBO, Kenya SUGIHARA, Hideo YOSHIDA
-
Publication number: 20200117994Abstract: A side information calculating unit (110) calculates side information for assisting either identification processing or classification processing. When there is a discrepancy between a processing result of either the identification processing or the classification processing, and the side information, the multilayer neural network (120) changes an output value of an intermediate layer (20) and performs either the identification processing or the classification processing again.Type: ApplicationFiled: August 10, 2017Publication date: April 16, 2020Applicant: Mitsubishi Electric CorporationInventor: Kenya SUGIHARA
-
Publication number: 20200021311Abstract: Provided is an error correction device including an encoding circuit configured to encode a plurality of error correction code sequences, in which the encoding circuit includes a plurality of encoding circuits connected in parallel, and is configured to execute encoding processing for the plurality of error correction code sequences through use of all the plurality of encoding circuits by adjusting an output bus width and a frequency of an operation clock with respect to a difference in transmission rate for any payloads input in one or more systems.Type: ApplicationFiled: March 9, 2017Publication date: January 16, 2020Applicant: Mitsubishi Electric CorporationInventors: Hideo YOSHIDA, Kazuo KUBO, Kenji ISHII, Kenya SUGIHARA, Takashi SUGIHARA
-
Patent number: 10382168Abstract: An error correction encoder (10) includes an interleaver circuit (31), encoding circuits (321, 322) and a deinterleaver circuit (33). The interleaver circuit (31) generates, in a standard speed mode, a single series of yet-to-be-coded bit sequences (IL1) on the basis of the bits in plural columns that are arranged at an interval of C columns in a single series of transmission frames, and generates, in a two-times speed mode, two series of yet-to-be-coded bit sequences (IL1, IL2) on the basis of the bits in plural columns that are arranged at an interval of C/2 columns in each of two series of transmission frames. The encoding circuits (321, 322) apply error-correction coding to either the single series of yet-to-be-coded bit sequences (IL1) or the two series of yet-to-be-coded bit sequences (IL1, IL2).Type: GrantFiled: September 7, 2015Date of Patent: August 13, 2019Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshikuni Miyata, Kenya Sugihara, Hideo Yoshida
-
Patent number: 10340948Abstract: A data structure of a check matrix for the error correction code is a data structure of a check matrix for an error correction code, in which the error correction code is the LDPC code, and in which the check matrix has a matrix structure in which rows are rearranged for submatrices consisting of a part of columns of the check matrix. Moreover, in the method and device for varying the coding rate of the error correction code, a puncture position that is determined in accordance with a puncture position determination signal is a puncture position with which a number of columns in which two or more 1s are contained in a region of the check matrix that is directly affected by puncturing is minimized.Type: GrantFiled: February 8, 2013Date of Patent: July 2, 2019Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenya Sugihara, Yoshikuni Miyata, Wataru Matsumoto
-
Patent number: 10103750Abstract: An error correction decoding apparatus includes column operators 201 and row operators 211 to 213 provided respectively in accordance with the columns and rows of a check matrix of an LDPC code. A received LLR (log-likelihood ratio) of a received sequence is input into the column operators 201 together with row LLRs from the row operators 211 to 213, whereupon the column operators 201 calculate a total value z1 of the received LLR of the received sequence and the row LLRs from the row operators 211 to 213. The row operators 211 to 213 hold operation results relating to row LLRs or column LLRs obtained during a previous operation, calculate column LLRs using the total value input from the column operators 201 and the held operation results, calculate row LLRs from the calculated column LLRs, and output the calculated row LLRs to the column operators 201.Type: GrantFiled: November 7, 2014Date of Patent: October 16, 2018Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenya Sugihara, Wataru Matsumoto, Hideo Yoshida, Yoshikuni Miyata
-
Publication number: 20180294921Abstract: An error correction encoder (10) includes an interleaver circuit (31), encoding circuits (321, 322) and a deinterleaver circuit (33). The interleaver circuit (31) generates, in a standard speed mode, a single series of yet-to-be-coded bit sequences (IL1) on the basis of the bits in plural columns that are arranged at an interval of C columns in a single series of transmission frames, and generates, in a two-times speed mode, two series of yet-to-be-coded bit sequences (IL1, IL2) on the basis of the bits in plural columns that are arranged at an interval of C/2 columns in each of two series of transmission frames. The encoding circuits (321, 322) apply error-correction coding to either the single series of yet-to-be-coded bit sequences (IL1) or the two series of yet-to-be-coded bit sequences (IL1, IL2).Type: ApplicationFiled: September 7, 2015Publication date: October 11, 2018Applicant: Mitsubishi Electric CorporationInventors: Yoshikuni MIYATA, Kenya SUGIHARA, Hideo YOSHIDA
-
Patent number: 9973369Abstract: A likelihood generation apparatus for acquiring a likelihood of a 16QAM signal includes a first likelihood generation unit configured to generate a likelihood of each of two bits of a 16QAM signal point of the 16QAM signal from a relationship of each of an I-axis component and a Q-axis component with a likelihood when the 16QAM signal point is mapped on a constellation diagram, and a second likelihood generation unit configured to generate a likelihood of each of remaining two bits other than the two bits of the 16QAM signal point of the 16QAM signal based on a position of the 16QAM signal point in a lookup table, which is configured to input the I-axis component and the Q-axis component of the 16QAM signal point as arguments, and includes regions acquired by dividing the constellation diagram based on a possible value of each of the bits.Type: GrantFiled: February 16, 2015Date of Patent: May 15, 2018Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshiaki Konishi, Kenya Sugihara, Yoshikuni Miyata, Hideo Yoshida, Kazuo Kubo
-
Patent number: 9813280Abstract: A likelihood generation apparatus for acquiring a likelihood of a 16QAM signal includes a first likelihood generation unit configured to generate a likelihood of each of two bits of a 16QAM signal point of the 16QAM signal from a relationship of each of an I-axis component and a Q-axis component with a likelihood when the 16QAM signal point is mapped on a constellation diagram, and a second likelihood generation unit configured to generate a likelihood of each of remaining two bits other than the two bits of the 16QAM signal point of the 16QAM signal based on a position of the 16QAM signal point in a lookup table, which is configured to input the I-axis component and the Q-axis component of the 16QAM signal point as arguments, and includes regions acquired by dividing the constellation diagram based on a possible value of each of the bits.Type: GrantFiled: February 16, 2015Date of Patent: November 7, 2017Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshiaki Konishi, Kenya Sugihara, Yoshikuni Miyata, Hideo Yoshida, Kazuo Kubo
-
Patent number: 9735990Abstract: There are provided a hard decision value calculator that calculates hard decision values from I-ch and Q-ch coordinates of a received symbol having been subjected to multilevel modulation, and an LLR calculator that approximately calculates LLRs from the I-ch and Q-ch coordinates of the received symbol. In a case where a sign bit of an LLR calculated by the LLR calculator conflicts with a hard decision value calculated by the hard decision value calculator, an LLR corrector inverts the sign bit of the LLR and outputs the sign-bit-inverted LLR as a soft decision value to an error correction decoder.Type: GrantFiled: October 10, 2014Date of Patent: August 15, 2017Assignee: Mitsubishi Electric CorporationInventor: Kenya Sugihara
-
Publication number: 20170134193Abstract: There are provided a hard decision value calculator that calculates hard decision values from I-ch and Q-ch coordinates of a received symbol having been subjected to multilevel modulation, and an LLR calculator that approximately calculates LLRs from the I-ch and Q-ch coordinates of the received symbol. In a case where a sign bit of an LLR calculated by the LLR calculator conflicts with a hard decision value calculated by the hard decision value calculator, an LLR corrector inverts the sign bit of the LLR and outputs the sign-bit-inverted LLR as a soft decision value to an error correction decoder.Type: ApplicationFiled: October 10, 2014Publication date: May 11, 2017Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Kenya SUGIHARA
-
Publication number: 20160344580Abstract: A likelihood generation apparatus for acquiring a likelihood of a 16QAM signal includes a first likelihood generation unit configured to generate a likelihood of each of two bits of a 16QAM signal point of the 16QAM signal from a relationship of each of an I-axis component and a Q-axis component with a likelihood when the 16QAM signal point is mapped on a constellation diagram, and a second likelihood generation unit configured to generate a likelihood of each of remaining two bits other than the two bits of the 16QAM signal point of the 16QAM signal based on a position of the 16QAM signal point in a lookup table, which is configured to input the I-axis component and the Q-axis component of the 16QAM signal point as arguments, and includes regions acquired by dividing the constellation diagram based on a possible value of each of the bits.Type: ApplicationFiled: February 16, 2015Publication date: November 24, 2016Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshiaki KONISHI, Kenya SUGIHARA, Yoshikuni MIYATA, Hideo YOSHIDA, Kazuo KUBO
-
Patent number: 9484959Abstract: An error correction encoding device 1 includes a sparse matrix computing unit 2 that computes exclusive OR of a submatrix, in a parity-check matrix, corresponding to an information bit sequence, and the information bit sequence on the basis of the position of 1 in the submatrix to calculate a vector, a fundamental matrix operator 3 that calculates a predetermined matrix by performing a predetermined fundamental matrix operation on a submatrix, in the parity-check matrix, corresponding to a parity bit sequence, and a matrix multiplier 4 that calculates the parity bit sequence by multiplying the predetermined matrix which the fundamental matrix operator 3 calculates, and the vector which the sparse matrix computing unit 2 calculates.Type: GrantFiled: October 29, 2013Date of Patent: November 1, 2016Assignee: Mitsubishi Electric CorporationInventors: Kenya Sugihara, Wataru Matsumoto
-
Publication number: 20160294415Abstract: An error correction decoding apparatus includes column operators 201 and row operators 211 to 213 provided respectively in accordance with the columns and rows of a check matrix of an LDPC code. A received LLR (log-likelihood ratio) of a received sequence is input into the column operators 201 together with row LLRs from the row operators 211 to 213, whereupon the column operators 201 calculate a total value z1 of the received LLR of the received sequence and the row LLRs from the row operators 211 to 213. The row operators 211 to 213 hold operation results relating to row LLRs or column LLRs obtained during a previous operation, calculate column LLRs using the total value input from the column operators 201 and the held operation results, calculate row LLRs from the calculated column LLRs, and output the calculated row LLRs to the column operators 201.Type: ApplicationFiled: November 7, 2014Publication date: October 6, 2016Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Kenya SUGIHARA, Wataru MATSUMOTO, Hideo YOSHIDA, Yoshikuni MIYATA