Patents by Inventor Keon-Soo Kim
Keon-Soo Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6027971Abstract: Methods of forming memory device having protected gate electrodes include the steps of forming protection layers on gate electrodes, word lines and related structures and then using these protected structures as etching and implantation masks to reliably form semiconductor regions in a substrate. In particular, methods of forming integrated circuit memory devices preferably include the steps of patterning a field oxide isolation region at a face of a semiconductor substrate to define an active region therein and then forming a gate electrode of a memory device on the active region. Word lines are also formed on the gate electrode and on the field oxide isolation region. A first protection layer, comprising a material which can preferably be used as a selective etching mask, is also formed on an upper surface of the word line to protect the word line. The field oxide isolation region, which may be a relatively thick silicon dioxide layer, is then preferably etched to expose the face of the substrate.Type: GrantFiled: July 16, 1997Date of Patent: February 22, 2000Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-rae Cho, Keon-soo Kim, Jin-woo Kim
-
Patent number: 5977584Abstract: A nonvolatile memory circuit is formed on a substrate. Spaced apart first, second and third source/drain regions are formed in the substrate, the third source/drain region disposed between the first and second source/drain regions, the first, second and third source/drain regions having a generally elongate shape. A first row of floating gate electrodes are formed on the substrate, disposed between the first and third source/drain regions. A second row of floating gate electrodes is formed on the substrate, disposed between the second and third source/drain regions. A plurality of insulated word lines is formed on the substrate, a respective one of the insulated word lines overlying a respective one of the first row of floating gate electrodes and a respective one of the second row of floating gate electrodes and running in a direction transverse to the first, second and third source/drain regions.Type: GrantFiled: July 19, 1996Date of Patent: November 2, 1999Assignee: Samsung Electronics Co., Ltd.Inventor: Keon-Soo Kim
-
Patent number: 5956588Abstract: A high withstand voltage transistor and a method for manufacturing the same are disclosed. The transistor includes a semiconductor substrate, a field oxide film, a channel region formed of first and second channel regions each having a different concentration level, a gate insulating film having a step difference, a gate electrode having a step difference, a drain region including first, second, and third impurity regions, a source region including first and third impurity regions, a spacer, an interlayer dielectric film and a metal electrode. Threshold voltage can be maintained to an appropriate level, junction break voltage can be increased, and the punchthrough characteristic can also be enhanced.Type: GrantFiled: December 10, 1996Date of Patent: September 21, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-bae Choi, Keon-soo Kim
-
Patent number: 5917218Abstract: A peripheral circuit for a nonvolatile integrated circuit memory device includes a semiconductor substrate with a well region having a first conductivity type adjacent a face of the substrate. A first transistor on the well region includes a first gate insulating layer, a first gate electrode, first lightly doped regions in the well region adjacent opposite sides of the first gate electrode, and first heavily doped regions in the well region adjacent the first lightly doped regions opposite the first gate electrode. The first gate insulating layer is adjacent the first well region and has a first thickness. The first gate electrode is on the first gate insulating layer, and the first lightly doped regions define a first transistor channel therebetween and have a second conductivity type and a first light dopant concentration. The first heavily doped regions have the second conductivity and a first heavy dopant concentration.Type: GrantFiled: February 21, 1997Date of Patent: June 29, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-bae Choi, Keon-soo Kim
-
Patent number: 5889305Abstract: In a non-volatile semiconductor memory device having a storage cell array and a peripheral circuit, the thickness of a gate oxide layer of the peripheral circuit area is independent of the formation of an O--N--O insulation layer on the storage cell area. A floating gate of a storage cell array is formed as a first conductive layer on a semiconductor substrate, an O--N--O insulation layer covering the floating gate is formed on the top surface of the substrate, and a gate oxide layer of the peripheral circuit area is formed by making an oxide layer on the top surface of the substrate after removing the O--N--O insulation layer on the top surface of the peripheral circuit area. The O--N--O insulation layer is solely formed on the top and side surfaces of the floating gate in the direction of word lines and absent from side surfaces of the floating gate in the direction of bit lines.Type: GrantFiled: November 27, 1996Date of Patent: March 30, 1999Assignee: SamSung Electronics Co., Ltd.Inventors: Jeong-Hyeok Choi, Keon-Soo Kim
-
Patent number: 5888871Abstract: Methods of forming EEPROM memory cells having uniformly thick tunnelling oxide layers include the steps of forming a preliminary field oxide isolation region of first thickness at a face of a semiconductor substrate of first conductivity type (e.g., P-type) and then forming a tunneling oxide layer on the face, adjacent the preliminary field oxide isolation region. The memory cell's drain region dopants are then implanted through the preliminary field oxide isolation region and into the substrate to form a preliminary drain region of second conductivity type. The preliminary field oxide isolation region is then grown to a second thickness greater than the first thickness by oxidizing the portion of the substrate containing the implanted dopants, to form a final field oxide isolation region which may have a thickness of about 2000 .ANG..Type: GrantFiled: December 24, 1996Date of Patent: March 30, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Kwan Cho, Keon-Soo Kim
-
Patent number: 5844270Abstract: A highly integrated flash memory device having a stable cell is provided.Type: GrantFiled: December 12, 1996Date of Patent: December 1, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Keon-soo Kim, Yong-bae Choi, Jong-weon Yoo
-
Patent number: 5834807Abstract: In a nonvolatile memory device and manufacturing method, the device includes cell transistors having sources and drains shared by cell transistors adjacent in a first direction, a floating gate confined to the respective cell transistors, and a control gate shared by cell transistors adjacent in a second direction, first plugged conductive layers formed in a long rod shape in the second direction so that sources of cell transistors adjacent in the second direction are connected with one another, second plugged conductive layers each connected with drains of the respective cell transistors, a common source line formed in a long rod shape in the second direction so as to be connected with the first plugged conductive layers thereon, a pad layer formed so as to be confined to the respective cell transistors on the second plugged conductive layers, and a bit line connected with the pad layer through a contact hole. Therefore, the improvement of integration of a memory device can be easily attained.Type: GrantFiled: March 13, 1996Date of Patent: November 10, 1998Assignee: Samsung Electronics Co., LtdInventor: Keon-soo Kim
-
Patent number: 5821143Abstract: A nonvolatile memory device includes an extended sidewall electrode which extends onto the substrate away from the sidewall insulating region. The sidewall electrode also preferably extends onto the outer face of the insulated control gate. The extended sidewall electrode is preferably formed by blanket forming a sidewall electrode layer and then patterning the blanket electrode layer to remove a portion thereof on the substrate face and on the outer face of the insulated control gate. Fabrication methods for high speed nonvolatile memory devices with reduced erase errors are thereby provided.Type: GrantFiled: April 22, 1996Date of Patent: October 13, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-youn Kim, Keon-soo Kim
-
FET having gate insulating film of nonuniform thickness and asymmetrical source and drain structures
Patent number: 5801416Abstract: A high withstand voltage transistor and a method for manufacturing the same are disclosed. The transistor includes a semiconductor substrate, a field oxide film, a channel region formed of first and second channel regions each having a different concentration level, a gate insulating film having a step difference, a gate electrode having a step difference, a drain region including first, second, and third impurity regions, a source region including first and third impurity regions, a spacer, an interlayer dielectric film and a metal electrode. Threshold voltage can be maintained to an appropriate level, junction break voltage can be increased, and the punchthrough characteristic can also be enhanced.Type: GrantFiled: January 24, 1996Date of Patent: September 1, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-bae Choi, Keon-soo Kim -
Patent number: 5789293Abstract: A nonvolatile memory device and a manufacturing method thereof is disclosed. The device includes a gate electrode of a memory cell arranged in a memory cell region and having a floating gate electrode formed of a first conductive layer, an insulating film formed on the floating gate electrode and a control gate electrode formed of a second conductive layer on the insulating film; a gate electrode formed of a second conductive layer and arranged in a peripheral circuit region surrounding the memory cell region; a resistance device formed of the first conductive layer arranged in a boundary region between the memory cell region and the peripheral circuit region and/or the peripheral circuit region; an insulating film formed on a part of a surface of the resistance device; and a capping layer formed of the second conductive layer on the insulating film. Thus, generation of a stringer can be prevented so that malfunction of a device can be prevented.Type: GrantFiled: November 27, 1996Date of Patent: August 4, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-kwan Cho, Keon-soo Kim
-
Patent number: 5747848Abstract: Nonvolatile memory devices include a substrate, and an array of field isolation regions in the substrate. The array of field isolation regions define a plurality of spaced apart first active regions in the substrate, which extend along the substrate in a first direction. The array of field isolation regions also define a plurality of spaced apart second active regions in the substrate, which extend along the substrate in a second direction which is orthogonal to the first direction. An array of floating gate isolation regions is also provided. A respective one of the floating gate isolation regions is on a respective one of the array of field isolation regions. The floating gate isolation regions extend on the corresponding field isolation region along the first direction. The array of floating gate isolation regions can prevent damage to the substrate when the floating gate is defined using the control gate as a mask.Type: GrantFiled: December 18, 1996Date of Patent: May 5, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-weon Yoo, Keon-soo Kim
-
Patent number: 5741719Abstract: In a nonvolatile memory device and manufacturing method, the device includes cell transistors having sources and drains shared by cell transistors adjacent in a first direction, a floating gate confined to the respective cell transistors, and a control gate shared by cell transistors adjacent in a second direction, first plugged conductive layers formed in a long rod shape in the second direction so that sources of cell transistors adjacent in the second direction are connected with one another, second plugged conductive layers each connected with drains of the respective cell transistors, a common source line formed in a long rod shape in the second direction so as to be connected with the first plugged conductive layers thereon, a pad layer formed so as to be confined to the respective cell transistors on the second plugged conductive layers, and a bit line connected with the pad layer through a contact hole.Type: GrantFiled: January 27, 1997Date of Patent: April 21, 1998Assignee: Samsung Electronics Co., Ltd.Inventor: Keon-soo Kim
-
Patent number: 5656527Abstract: A method for fabricating a non-volatile semiconductor memory device having a storage cell array and a peripheral circuit, capable of controlling thickness of gate oxide layer of peripheral circuit area independently of formation of O--N--O insulation layer on storage cell area, is disclosed. A floating gate of a storage cell array is formed as a first conductive layer on a semiconductor substrate, an O--N--O insulation layer enclosing the floating gate is formed on the top surface of the substrate, and a gate oxide layer of peripheral circuit area is formed by making an oxide layer on the top surface of the substrate after removing the O--N--O insulation layer on the top surface of the peripheral circuit area.Type: GrantFiled: April 17, 1991Date of Patent: August 12, 1997Assignee: SamSung Electronics Co., Ltd.Inventors: Jeong-Hyeok Choi, Keon-Soo Kim
-
Patent number: 5326999Abstract: Disclosed is a non-volatile semiconductor memory device and the manufacturing method thereof. The non-volatile semiconductor memory device comprising a semiconductor substrate, and a group of gates electrically isolated from each other and formed on the semiconductor substrate, wherein the group of gates comprises a floating gate formed with a first conductive layer, a control gate formed with a second conductive layer laminated on the floating gate and select gates formed with the first conductive layer and the second conductive layer/formed on both the opposite side of the floating gate and the control gate and with an interposing impurity diffusion region formed on the semiconductor substrate, and wherein the select gates formed with the first conductive layer and the second conductive layer forms contacts on a field oxidation layer, thereby being connected with each other.Type: GrantFiled: November 13, 1992Date of Patent: July 5, 1994Assignee: Samsung Electronics, Co., Ltd.Inventors: Keon-soo Kim, Hyung-kyu Lim
-
Patent number: 4972100Abstract: An output buffer circuit for a byte wide memory is disclosed, including a circuit for delaying the falling or rising time of the gate voltage of a pull-up transistor of an output driver, located between a p-channel transistor and an n-channel transistor of the pull-up inverter; and a circuit for delaying the rising time of the gate voltage of a pull-down transistor of the output driver, located between a p-channel transistor and an n-channel transistor of the pull-down inverter. The disclosed delay circuits may include a depletion transistor having a gate and a source connected to each other. Through the provision of such delay mechanisms, the noise generations in both the power lines and the ground lines are reduced.Type: GrantFiled: March 31, 1989Date of Patent: November 20, 1990Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Kyu Lim, Hyong-Gon Lee, Keon-Soo Kim