Patents by Inventor Kevin Donnelly
Kevin Donnelly has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9564225Abstract: A nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about 20 nanoseconds, while a “rest period” between pulses can be on the order of about a hundred nanoseconds or greater. Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of 50 nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g., wordline or substrate well, for program or erase operations); segmented wordlines or bitlines may also be used, to minimize RC loading and enable sufficiently short rise times to make pulses robust.Type: GrantFiled: October 8, 2015Date of Patent: February 7, 2017Assignee: Rambus Inc.Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Publication number: 20160027515Abstract: A nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about 20 nanoseconds, while a “rest period” between pulses can be on the order of about a hundred nanoseconds or greater. Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of 50 nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g., wordline or substrate well, for program or erase operations); segmented wordlines or bitlines may also be used, to minimize RC loading and enable sufficiently short rise times to make pulses robust.Type: ApplicationFiled: October 8, 2015Publication date: January 28, 2016Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Patent number: 9177655Abstract: A nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about 20 nanoseconds, while a “rest period” between pulses can be on the order of about a hundred nanoseconds or greater. Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of 50 nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g., wordline or substrate well, for program or erase operations); segmented wordlines or bitlines may also be used, to minimize RC loading and enable sufficiently short rise times to make pulses robust.Type: GrantFiled: January 1, 2014Date of Patent: November 3, 2015Assignee: Rambus Inc.Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Publication number: 20140247656Abstract: A nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about 20 nanoseconds, while a “rest period” between pulses can be on the order of about a hundred nanoseconds or greater. Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of 50 nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g., wordline or substrate well, for program or erase operations); segmented wordlines or bitlines may also be used, to minimize RC loading and enable sufficiently short rise times to make pulses robust.Type: ApplicationFiled: January 1, 2014Publication date: September 4, 2014Applicant: Rambus Inc.Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Patent number: 8644078Abstract: A nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about 20 nanoseconds, while a “rest period” between pulses can be on the order of about a hundred nanoseconds or greater. Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of 50 nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g., wordline or substrate well, for program or erase operations); segmented wordlines or bitlines may also be used, to minimize RC loading and enable sufficiently short rise times to make pulses robust.Type: GrantFiled: January 29, 2010Date of Patent: February 4, 2014Assignee: Rambus Inc.Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Patent number: 8458426Abstract: In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.Type: GrantFiled: January 19, 2007Date of Patent: June 4, 2013Assignee: Rambus Inc.Inventors: Kevin Donnelly, Mark Johnson, Chanh Tran, Nancy D. Dillon
-
Patent number: 8130891Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the clock circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the clock circuit includes the Stall logic, the indicator and the counter.Type: GrantFiled: February 22, 2010Date of Patent: March 6, 2012Assignee: Rambus Inc.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Patent number: 8086812Abstract: In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.Type: GrantFiled: August 17, 2006Date of Patent: December 27, 2011Assignee: Rambus Inc.Inventors: Kevin Donnelly, Mark Johnson, Chanh Tran, John B. Dillon, Nancy D. Dillon, legal representative
-
Publication number: 20110284116Abstract: A high-temperature composite hose (100) allows for the carrying out of high temperature air, gases and liquids in a range of 600 to 2000° F. The hose remains flexible at such elevated temperatures and may be used in situations where solid or flexible metal hose was previously used. The hose construction preferably includes a spirally wound inner wire element (10) over which is applied multiple layers (21, 23, 17) preferably beginning with a layer of heat resistant textile or fabric (21) and ending with a cover layer (17) which serves to provide abrasion and other resistance to the composite hose. A 2nd outer wire element (16) is preferably applied which, in connection with the inner wire element 10, serves to sandwich or compress and hold the heat resistant and other hose layers (21, 23, 17) together.Type: ApplicationFiled: May 20, 2011Publication date: November 24, 2011Applicant: Novaflex Hose Inc.Inventors: Kevin Donnelly, Melinda Donnelly
-
Publication number: 20110286280Abstract: This disclosure provides a nonvolatile memory device that uses pulsed control and rest periods to mitigate the formation of defect precursors. A first embodiment uses pulsed bitline control, where the coupling between a memory cell channel and a reference voltage (selected in response to the bitline) is pulsed when it is desired to change state in the associated memory cell. Each pulse may be chosen to be less than about (20) nanoseconds, while a “rest period” between pulses typically is chosen to be on the order of about a hundred nanoseconds or greater (e.g., one microsecond). Because bitline control is used, very short rise times can be enabled, enabling generation of pulse durations of (50) nanoseconds or less. In other embodiments, these methods may also be more generally applied to other conductors (e.g.Type: ApplicationFiled: January 29, 2010Publication date: November 24, 2011Applicant: RAMBUS INC.Inventors: Mark D. Kellam, Brent Steven Haukness, Gary B. Bronner, Kevin Donnelly
-
Publication number: 20100150290Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the clock circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the clock circuit includes the Stall logic, the indicator and the counter.Type: ApplicationFiled: February 22, 2010Publication date: June 17, 2010Applicant: RAMBUS INC.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Patent number: 7668271Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the circuit includes the Stall logic, the indicator and the counter.Type: GrantFiled: September 30, 2003Date of Patent: February 23, 2010Assignee: Rambus Inc.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Publication number: 20080071951Abstract: An integrated circuit device includes a transmitting means for transmitting transmit data to an external signal line and a storing means for storing a first value representative of a transmit phase adjustment that is used to adjust when the transmit data is transmitted by the transmitting means. The first value is determined based on information stored in a memory device external to the integrated circuit device.Type: ApplicationFiled: October 30, 2007Publication date: March 20, 2008Inventors: Mark Horowitz, Richard Barth, Craig Hampel, Alfredo Moncavo, Kevin Donnelly, Jared Zerbe
-
Publication number: 20080052440Abstract: An integrated circuit device includes an output driver, a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on information stored in a supplemental memory device external to the integrated circuit memory device, and a transmitter circuit configurable to receive the value representative of a drive strength setting of the output driver. The output driver is configurable to output data synchronously with respect to an external clock signal.Type: ApplicationFiled: October 30, 2007Publication date: February 28, 2008Inventors: Mark Horowitz, Richard Barth, Craig Hampel, Alfredo Moncavo, Kevin Donnelly, Jared Zerbe
-
Publication number: 20080052434Abstract: An integrated circuit device includes a transmitter circuit having an output driver to output data, and a register to store a value representative of an equalization co-efficient setting of the output driver. The value may be determined based on information stored in a supplemental memory device. The value is representative of an equalization co-efficient setting that compensates for signals present on an external signal line. The signals present on the external signal line comprise one selected from residual signals and cross coupled signals.Type: ApplicationFiled: October 30, 2007Publication date: February 28, 2008Applicant: Rambus Inc.Inventors: Mark Horowitz, Richard Barth, Craig Hampel, Alfredo Moncavo, Kevin Donnelly, Jared Zerbe
-
Integrated Circuit Device that Stores a Value Representative of an Equalization Co-Efficient Setting
Publication number: 20070239914Abstract: An integrated circuit device is described. The integrated circuit device includes a transmitter circuit having an output driver to output data, and a register to store a value representative of an equalization co-efficient setting of the output driver. The value may be determined based on information stored in a supplemental memory device.Type: ApplicationFiled: February 6, 2007Publication date: October 11, 2007Inventors: Mark Horowitz, Richard Barth, Craig Hampel, Alfredo Moncayo, Kevin Donnelly, Jared Zerbe -
Publication number: 20070220188Abstract: A system includes a first bus, a master device coupled to the first bus, and one or more subsystems coupled to the first bus. A respective subsystem includes a second bus, one or more slave devices coupled to the second bus, a write buffer to receive incoming signals from the master device via the first bus and to transmit signals to the one or more slave devices via the second bus in response to the incoming signals, and a read buffer to receive outgoing signals from the one or more slave devices via the second bus and to transmit signals to the master device via the first bus in response to the outgoing signals.Type: ApplicationFiled: May 22, 2007Publication date: September 20, 2007Inventors: Bruno Garlepp, Richard Barth, Kevin Donnelly, Ely Tsern, Craig Hampel, Jeffrey Mitchell, James Gasbarro, Billy Garrett, Fredrick Ware, Donald Perino
-
Publication number: 20070147569Abstract: An integrated circuit device having a selectable data rate clock data recovery (CDR) circuit and a selectable data rate transmit circuit. The CDR circuit includes a receive circuit to capture a plurality of samples of an input signal during a cycle of a first clock signal. A select circuit is coupled to the receive circuit to select, according to a receive data rate select signal, one of the plurality of samples to be a first selected sample of the input signal and another of the plurality of samples to be a second selected sample of the input signal. A phase control circuit is coupled to receive the first and second selected samples of the input signal and includes circuitry to compare the selected samples to determine whether the first clock signal leads or lags a transition of the input signal. The transmit circuit includes a serializing circuit to receive a parallel set of bits and to output the set of bits in sequence to an output driver in response to a first clock signal.Type: ApplicationFiled: March 12, 2007Publication date: June 28, 2007Applicant: RAMBUS INC.Inventors: Kun-Yung Chang, Kevin Donnelly
-
Publication number: 20070118711Abstract: In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.Type: ApplicationFiled: January 19, 2007Publication date: May 24, 2007Applicant: RAMBUS INC.Inventors: Kevin Donnelly, Mark Johnson, Chanh Tran, John Dillon, Nancy Dillon
-
Publication number: 20070083700Abstract: A method and apparatus for adjusting the performance of a memory system is provided. A memory system comprises a master device and a slave device. A memory channel couples the master device to the slave device such that the slave device receives the system operating information from the master device via the memory channel. The slave device further includes means for tuning circuitry within the slave device such that the performance of the memory system is improved.Type: ApplicationFiled: December 11, 2006Publication date: April 12, 2007Applicant: Rambus Inc.Inventors: Bruno Garlepp, Pak Chau, Kevin Donnelly, Clemenz Portmann, Donald Stark, Stefanos Sidiropoulos, Richard Barth, Paul Davis, Ely Tsern