Patents by Inventor Kevin Mahooti
Kevin Mahooti has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130021091Abstract: Power supply is facilitated. In accordance with one or more embodiments, a power regulator circuit includes first and second regulators and a controller for controlling operation of the power regulator circuit in standby and normal operational modes. The first and second regulators respectively provide regulated power at main and standby power levels, the standby power level being lower than the main power level. For the standby mode, the controller operates the second regulator for supplying power to an integrated circuit at the standby power level. For transitioning to the normal mode, the controller turns the first regulator on while continuing to operate the second regulator for supplying power to the integrated circuit during a start-up period. After a start-up period (e.g., when the first regulator is up to full power), the controller operates the first regulator for supplying power for operating the processor in a high-frequency mode.Type: ApplicationFiled: July 20, 2011Publication date: January 24, 2013Inventors: Peter Robertson, Andre Gunther, Kevin Mahooti
-
Patent number: 8358175Abstract: An oscillator architecture and a method for powering up/down the oscillator architecture are described. In one embodiment, an oscillator architecture includes a reference generator configured to generate reference signals and an in-phase/quadrature (IQ) oscillator configured to generate oscillation signals based on the reference signals. The reference generator includes a distributed start-up circuitry that includes multiple start-up circuits. The IQ oscillator includes at least one turbo comparator having a low power functional mode and a turbo functional mode. Other embodiments are also described.Type: GrantFiled: May 10, 2011Date of Patent: January 22, 2013Assignee: NXP B.V.Inventors: Kevin Mahooti, Sanket Gandhi, Min Ming Tarng
-
Publication number: 20120286881Abstract: An oscillator architecture and a method for powering up/down the oscillator architecture are described. In one embodiment, an oscillator architecture includes a reference generator configured to generate reference signals and an in-phase/quadrature (IQ) oscillator configured to generate oscillation signals based on the reference signals. The reference generator includes a distributed start-up circuitry that includes multiple start-up circuits. The IQ oscillator includes at least one turbo comparator having a low power functional mode and a turbo functional mode. Other embodiments are also described.Type: ApplicationFiled: May 10, 2011Publication date: November 15, 2012Applicant: NXP B.V.Inventors: KEVIN MAHOOTI, SANKET GANDHI, MIN MING TARNG
-
Publication number: 20120256664Abstract: Methods, devices and circuits are provided for power-on-reset circuits with low static power consumption. One such circuit includes a detector that draws current from a supply voltage. The detector detects that the supply voltage has exceeded a trip-point voltage level and then disables current draw from the detector. The detector responds to an enable signal by enabling current draw from the detector. A pulse generator generates a reset signal in response the supply voltage transitioning from a voltage below the trip point voltage level to above the trip point voltage level. A monitor detects that the supply voltage has dropped and provides, in response thereto, the enable signal to the detector to enable current draw from the portion of the detector.Type: ApplicationFiled: April 7, 2011Publication date: October 11, 2012Inventors: Andre Gunther, Kevin Mahooti
-
Publication number: 20120194151Abstract: Consistent with an example embodiment, there is a power regulator arrangement with variable current capacity providing power from a power supply to a load having variable demand. As a load, a high-performance microprocessor has several modes of operation. At the highest speed setting, it demands a lot of current. At slower clock speeds and during state retention, the processor has a very low current consumption. Using a single regulator, the current efficiency may be very low during long standby periods. To increase the efficiency even at lower load currents, a scheme is based on parallel operation of multiple regulators having different load ranges, for example, a “low, “medium,” and “high” range regulators. Having knowledge of the load current profile, the regulators can be adjusted such that the peak of the efficiency curve matches the load profile of the regulator. The efficiency of the power regulator arrangement is enhanced throughout the range of power demanded by the load.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Applicant: NXP B.V.Inventors: Andre GUNTHER, Kevin MAHOOTI, Meng HAO
-
Patent number: 7986255Abstract: A controller receives an M-bit input and generates, in response, an S-bit upper range binary data feeding S-bit high range DAC and an R-bit lower range data feeding an R-bit low range DAC. The controller detects transition points in the M-bit input and in response, adds a transition data to the S-bit data equal to at least one least significant bit of the S-bit data and subtracts a value from the R-bit data equal to the transition data. The transition points and the transition data are detected and added at points avoiding such transitions at a full scale value of the R-bit data.Type: GrantFiled: November 24, 2009Date of Patent: July 26, 2011Assignee: NXP B.V.Inventors: Kevin Mahooti, He Bo, Meng Hao, Johnny Chuang-Li Lee, Rui Yang, Tian Jie Feng
-
Patent number: 7969203Abstract: An analog sample-and-hold switch has parallel branches extending from an input node to an output node connected to a hold capacitor, each branch having a PMOS signal switch FET in series with a PMOS dummy FET. A sample clock controls on-off switching of the PMOS signal switch FETs, and an inverse of the sample clock controls a complementary on-off switching of the PMOS dummy FETs. A bias sequencer circuit biases the PMOS signal switch FETs and biases the PMOS dummy FETs, in a complementary manner, synchronous with their respective on-off states. The on-off switching of the PMOS dummy FETs injects charge cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs.Type: GrantFiled: December 3, 2009Date of Patent: June 28, 2011Assignee: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti
-
Publication number: 20110148473Abstract: An analog sample-and-hold switch has parallel branches extending from an input node to an output node connected to a hold capacitor, each branch having a PMOS signal switch FET in series with a PMOS dummy FET. A sample clock controls on-off switching of the PMOS signal switch FETs, and an inverse of the sample clock controls a complementary on-off switching of the PMOS dummy FETs. A bias sequencer circuit biases the PMOS signal switch FETs and biases the PMOS dummy FETs, in a complementary manner, synchronous with their respective on-off states. The on-off switching of the PMOS dummy FETs injects charge cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs.Type: ApplicationFiled: December 22, 2009Publication date: June 23, 2011Applicant: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti
-
Publication number: 20110148507Abstract: A sample-and-hold feed switch has parallel PMOS branches and parallel NMOS branches, each extending from an input node to an output node connected to a hold capacitor. Each PMOS branch has a PMOS switch FET connected to a matching PMOS dummy FET, and each NMOS branch has an NMOS switch FET connected to a matching NMOS dummy FET. A sample clock switches the PMOS switch FETs on and off, and a synchronous inverse sample clock effects complementary on-off switching of the PMOS dummy FETs. Concurrently, a synchronous inverse sample clock switches the NMOS switch FETs on and off, and the sample clock effects a complementary on-off switching of the NMOS dummy FETs. A bias sequencer circuit biases the bodies of the PMOS switch FETs and the bodies of the PMOS dummy FETs, in a complementary manner, and biases the NMOS switch FETs and the NMOS dummy FETs, also in a complementary manner.Type: ApplicationFiled: December 22, 2009Publication date: June 23, 2011Applicant: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti
-
Publication number: 20110133816Abstract: An analog sample-and-hold switch has parallel branches extending from an input node to an output node connected to a hold capacitor, each branch having a PMOS signal switch FET in series with a PMOS dummy FET. A sample clock controls on-off switching of the PMOS signal switch FETs, and an inverse of the sample clock controls a complementary on-off switching of the PMOS dummy FETs. A bias sequencer circuit biases the PMOS signal switch FETs and biases the PMOS dummy FETs, in a complementary manner, synchronous with their respective on-off states. The on-off switching of the PMOS dummy FETs injects charge cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs.Type: ApplicationFiled: December 3, 2009Publication date: June 9, 2011Applicant: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti
-
Publication number: 20110122539Abstract: A modified CMOS switch, composed of parallel N-channel and P-channel transistors, is placed between the pad and the input buffer and/or output devices. The applied pad voltage relative to VDD determines the configuration of the switch, and also, the P-channel floating-well bias-voltage. For the applied pad voltage above VDD, only the N-channel device is on and the P-channel device is off. In this configuration the N-channel limits the input voltage on the buffer side to (VDD?VTN), and therefore, acts as the over-voltage protection device. For pad voltages at and below VDD, both the N-channel and the P-channel devices are on, and the voltage-levels on both sides of the protection structure are the same.Type: ApplicationFiled: November 20, 2009Publication date: May 26, 2011Applicant: NXP B.V.Inventors: Allen James Mann, Kevin Mahooti
-
Publication number: 20110122008Abstract: A controller receives an M-bit input and generates, in response, an S-bit upper range binary data feeding S-bit high range DAC and an R-bit lower range data feeding an R-bit low range DAC. The controller detects transition points in the M-bit input and in response, adds a transition data to the S-bit data equal to at least one least significant bit of the S-bit data and subtracts a value from the R-bit data equal to the transition data. The transition points and the transition data are detected and added at points avoiding such transitions at a full scale value of the R-bit data.Type: ApplicationFiled: November 24, 2009Publication date: May 26, 2011Applicant: NXP B.V.Inventors: Kevin Mahooti, He Bo, Meng Hao, Johnny Chuang-Li Lee, Rui Yang, Tian Jie Feng
-
Patent number: 7936187Abstract: A sample-and-hold feed switch has parallel PMOS branches and parallel NMOS branches, each extending from an input node to an output node connected to a hold capacitor. Each PMOS branch has a PMOS switch FET connected to a matching PMOS dummy FET, and each NMOS branch has an NMOS switch FET connected to a matching NMOS dummy FET. A sample clock switches the PMOS switch FETs on and off, and a synchronous inverse sample clock effects complementary on-off switching of the PMOS dummy FETs. Concurrently, a synchronous inverse sample clock switches the NMOS switch FETs on and off, and the sample clock effects a complementary on-off switching of the NMOS dummy FETs. A bias sequencer circuit biases the bodies of the PMOS switch FETs and the bodies of the PMOS dummy FETs, in a complementary manner, and biases the NMOS switch FETs and the NMOS dummy FETs, also in a complementary manner.Type: GrantFiled: December 3, 2009Date of Patent: May 3, 2011Assignee: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti
-
Patent number: 7884679Abstract: A voltage reference connects to a voltage-to-current converter to generate a reference current dependent on the reference voltage. Outputs of a toggle-type flip flop connect to switching transistors controlling the reference current charging capacitors. The toggling of the flip-flop is controlled by comparing the capacitor voltages to the reference voltage, such that the toggle frequency is proportional to the time charging the capacitors. Optionally, temperature compensation data, representing a magnitude and direction rotation of the frequency versus temperature characteristic is stored and, based on a sensed temperature, retrieved to modify the reference current.Type: GrantFiled: March 18, 2009Date of Patent: February 8, 2011Assignee: NXP B.V.Inventor: Kevin Mahooti
-
Publication number: 20100237955Abstract: A voltage reference connects to a voltage-to-current converter to generate a reference current dependent on the reference voltage. Outputs of a toggle-type flip flop connect to switching transistors controlling the reference current charging capacitors. The toggling of the flip-flop is controlled by comparing the capacitor voltages to the reference voltage, such that the toggle frequency is proportional to the time charging the capacitors. Optionally, temperature compensation data, representing a magnitude and direction rotation of the frequency versus temperature characteristic is stored and, based on a sensed temperature, retrieved to modify the reference current.Type: ApplicationFiled: March 18, 2009Publication date: September 23, 2010Applicant: NXP B.V.Inventor: Kevin Mahooti
-
Patent number: 7764135Abstract: A circuit arrangement and method utilize a variable threshold, multi-stage pulse shaping circuit to pulse shape a signal output by a crystal oscillator circuit. Each stage of the pulse shaping circuit includes a Schmitt trigger that drives an input of a latch, and that has a programmable trip point controlled to reject distorted pulses generated by the crystal oscillator circuit. A variable threshold, multi-stage pulse shaping circuit may be used, for example, to generate a clock signal for an electronic circuit that is more resistant to noise and other environmental effects, thereby reducing the likelihood of clock-related errors in the electronic circuit.Type: GrantFiled: March 8, 2007Date of Patent: July 27, 2010Assignee: NXP B.V.Inventor: Kevin Mahooti
-
Publication number: 20090039972Abstract: A circuit arrangement and method utilize a variable threshold, multi-stage pulse shaping circuit to pulse shape a signal output by a crystal oscillator circuit. Each stage of the pulse shaping circuit includes a Schmitt trigger that drives an input of a latch, and that has a programmable trip point controlled to reject distorted pulses generated by the crystal oscillator circuit. A variable threshold, multi-stage pulse shaping circuit may be used, for example, to generate a clock signal for an electronic circuit that is more resistant to noise and other environmental effects, thereby reducing the likelihood of clock-related errors in the electronic circuit.Type: ApplicationFiled: March 8, 2007Publication date: February 12, 2009Applicant: NXP B.V.Inventor: Kevin Mahooti