Patents by Inventor Ki Yeup Lee
Ki Yeup Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120028421Abstract: A method for manufacturing a thin film transistor array panel includes forming a gate line; forming an insulating layer on the gate line; forming first and second silicon layers first and second metal layers; forming a photoresist pattern having first and second portions; forming first and second metal patterns by etching the first and second metal layers; processing the first metal pattern with SF6 or SF6/He; forming silicon and semiconductor patterns by etching the second and first silicon layers; removing the first portion of the photoresist pattern; forming an upper layer of a data wire by wet etching the second metal pattern; forming a lower layer of the data wire and an ohmic contact by etching the first metal and amorphous silicon patterns; forming a passivation layer including a contact hole on the upper layer; and forming a pixel electrode on the passivation layer.Type: ApplicationFiled: May 17, 2011Publication date: February 2, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Ju YANG, Yu-Gwang JEONG, Jean-Ho SONG, Ki-Yeup LEE, Shin-Il CHOI, Tae-Woo KIM
-
Publication number: 20110297931Abstract: A method of fabricating a thin film transistor array substrate is presented. The method entails forming a gate interconnection line on an insulating substrate, forming a gate insulating layer on the gate interconnection line, forming a semiconductor layer and a data interconnection line on the semiconductor layer, sequentially forming multiple passivation layers, etching the passivation layers down to a drain electrode that is an extension of the data interconnection line. The portion of the drain electrode that is exposed at this stage is a part of the drain electrode-pixel electrode contact portion. A pixel electrode is formed connected to the drain electrode. Two of the passivation layers have the same composition but are processed at different temperatures. A thin film transistor prepared in the above manner is also presented.Type: ApplicationFiled: August 15, 2011Publication date: December 8, 2011Inventors: Dong-Ju YANG, Yu-Gwang JEONG, Ki-Yeup LEE, Sang-Gab KIM, Yun-Jong YEO, Shin-Il CHOI, Hong-Kee CHIN, Seung-Ha CHOI, Jung-Suk BANG
-
Patent number: 8067774Abstract: After forming a signal line including aluminum, an upper layer of an oxide layer including aluminum that covers the signal line is formed in the same chamber and by using the same sputtering target as the signal line, or a buffer layer of an oxide layer including aluminum is formed in a contact hole exposing the signal line during the formation of the contact hole. Accordingly, the contact characteristic between an upper layer including indium tin oxide (“ITO”) or indium zinc oxide (“IZO”) and the signal line may be improved to enhance the adhesion therebetween while not increasing the production cost of the thin film transistor (“TFT”) array panel.Type: GrantFiled: May 4, 2009Date of Patent: November 29, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Ha Choi, Ki-Yeup Lee, Sang-Gab Kim, Shin-il Choi, Dong-Ju Yang, Hong-Kee Chin, Yu-Gwang Jeong, Ji-Young Park, Dong-Hoon Lee, Byeong-Beom Kim
-
Patent number: 8017459Abstract: A method of fabricating a thin film transistor array substrate is presented. The method entails forming a gate interconnection line on an insulating substrate, forming a gate insulating layer on the gate interconnection line, forming a semiconductor layer and a data interconnection line on the semiconductor layer, sequentially forming multiple passivation layers, etching the passivation layers down to a drain electrode that is an extension of the data interconnection line. The portion of the drain electrode that is exposed at this stage is a part of the drain electrode-pixel electrode contact portion. A pixel electrode is formed connected to the drain electrode. Two of the passivation layers have the same composition but are processed at different temperatures. A thin film transistor prepared in the above manner is also presented.Type: GrantFiled: June 12, 2009Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ju Yang, Yu-Gwang Jeong, Ki-Yeup Lee, Sang-Gab Kim, Yun-Jong Yeo, Shin-Il Choi, Hong-Kee Chin, Seung-Ha Choi, Jung-Suk Bang
-
Publication number: 20110140111Abstract: A thin film transistor array panel is provided and includes a gate line, a gate insulating layer covering the gate line, a semiconductor layer disposed on the gate insulating layer, and a data line and a drain electrode disposed on the semiconductor layer. The data line and the drain electrode have a dual-layered structure including a lower layer and an upper layer with the lower layer having a first portion protruded outside the upper layer and the semiconductor layer having a second portion protruded outside the edge of the lower layer.Type: ApplicationFiled: August 20, 2010Publication date: June 16, 2011Applicant: Samsung Electronics Co., LtdInventors: Chang-Oh JEONG, Woo-Sung SOHN, Dong-Gyu KIM, Shi-Yul KIM, Ki-Yeup LEE, Jean-Ho SONG
-
Publication number: 20110133193Abstract: A thin film transistor array panel includes a gate line, a gate insulating layer that covers the gate line, a semiconductor layer that is disposed on the gate insulating layer, a data line and drain electrode that are disposed on the semiconductor layer, a passivation layer that covers the data line and drain electrode and has a contact hole that exposes a portion of the drain electrode, and a pixel electrode that is electrically connected to the drain electrode through the contact hole. The data line and drain electrode each have a double layer that includes a lower layer of titanium and an upper layer of copper, and the lower layer is wider than the upper layer, and the lower layer has a region that is exposed. The gate insulating layer may have a step shape.Type: ApplicationFiled: July 27, 2010Publication date: June 9, 2011Inventors: Jean-Ho SONG, Shin-Il Choi, Sun-Young Hong, Shi-Yul Kim, Ki-Yeup Lee, Jae-Hyoung Youn, Sung-Ryul Kim, O-Sung Seo, Yang-Ho Bae, Jong-Hyun Choung, Dong-Ju Yang, Bong-Kyun Kim, Hwa-Yeul Oh, Pil-Soon Hong, Byeong-Beom Kim, Je-Hyeong Park, Yu-Gwang Jeong, Jong-In Kim, Nam-Seok Suh
-
Publication number: 20110089421Abstract: A thin film transistor array panel includes: a substrate; a signal line disposed on the substrate and including copper (Cu); a passivation layer disposed on the signal line and having a contact hole exposing a portion of the signal line; and a conductive layer disposed on the passivation layer and connected to the portion of the signal line through the contact hole, wherein the passivation layer includes an organic passivation layer including an organic insulator that does not include sulfur, and a method of manufacturing the thin film transistor prevents formation of foreign particles on the signal line.Type: ApplicationFiled: May 20, 2010Publication date: April 21, 2011Inventors: Shin-Il CHOI, Yu-Gwang Jeong, Ki-Yeup Lee, Dong-Ju Yang, Jean-Ho Song
-
Publication number: 20110051057Abstract: The present invention relates to a liquid crystal display, wherein arrangement of liquid crystal molecules thereof is controlled by using a monomer that is polymerized by ultraviolet rays to provide a pre-tilt. To prevent damage to organic material layers when irradiating ultraviolet rays to the monomer, a blocking film made of an ultraviolet absorbing agent is formed on or over at least one such layer.Type: ApplicationFiled: September 1, 2010Publication date: March 3, 2011Inventors: Ki-Yong Song, Ki-Yeup Lee, Jae-Hong Kim, Yoon-Ho Kang, Yong-Hwan Kim
-
Publication number: 20100230679Abstract: A contact portion of wiring and a method of manufacturing the same are disclosed. A contact portion of wiring according to an embodiment includes: a substrate; a conductive layer disposed on the substrate; an interlayer insulating layer disposed on the conductive layer and having a contact hole; a metal layer disposed on the conductive layer and filling the contact hole; and a transparent electrode disposed on the interlayer insulating layer and connected to the metal layer, wherein the interlayer insulating layer includes a lower insulating layer and an upper insulating layer disposed on the lower insulating layer, the lower insulating layer is undercut at the contact hole, and the metal layer fills in the portion where the lower insulating layer is undercut.Type: ApplicationFiled: August 19, 2009Publication date: September 16, 2010Inventors: Joo-Han Kim, Ki-Yong Song, Dong-Ju Yang, Hee-Joon Kim, Yeo-Geon Yoon, Sung-Hen Cho, Chang-Hoon Kim, Jae-Hong Kim, Yu-Gwang Jeong, Ki-Yeup Lee, Snag-Gab Kim, Yun-Jong Yeo, Shin-Il Choi, Ji-Young Park
-
Publication number: 20100163862Abstract: A method of fabricating a thin film transistor array substrate is presented. The method entails forming a gate interconnection line on an insulating substrate, forming a gate insulating layer on the gate interconnection line, forming a semiconductor layer and a data interconnection line on the semiconductor layer, sequentially forming multiple passivation layers, etching the passivation layers down to a drain electrode that is an extension of the data interconnection line. The portion of the drain electrode that is exposed at this stage is a part of the drain electrode-pixel electrode contact portion. A pixel electrode is formed connected to the drain electrode. Two of the passivation layers have the same composition but are processed at different temperatures. A thin film transistor prepared in the above manner is also presented.Type: ApplicationFiled: June 12, 2009Publication date: July 1, 2010Inventors: Dong-Ju YANG, Yu-Gwang Jeong, Ki-Yeup Lee, Sang-Gab Kim, Yun-Jong Yeo, Shin-Il Choi, Hong-Kee Chin, Seung-Ha Choi, Jung-Suk Bang
-
Publication number: 20100148769Abstract: A non-contact plasma-monitoring apparatus and a non-contact plasma-monitoring method are provided. The non-contact plasma-monitoring apparatus is installed in a plasma processing apparatus including a processing chamber and a power supply unit and measures at least one of an electric field and a magnetic field, which are created around power supply wiring connecting the process chamber to the power supply unit, without physically contacting the power supply wiring.Type: ApplicationFiled: September 30, 2009Publication date: June 17, 2010Inventors: SHIN-II CHOI, HONG-KEE CHIN, SANG-GAB KIM, KI-YEUP LEE, DONG-JU YANG, YU-GWANG JEONG, SEUNG-HA CHOI, YUN-JONG YEO, JI-YOUNG PARK, HYUNG-JUN KIM, SANG-SUN LEE
-
Publication number: 20100136775Abstract: Provided is a method for manufacturing a thin-film transistor substrate, in which the etching characteristics of an insulating film and a passivation layer are enhanced. The insulating film and the passivation layer are deposited by low temperature chemical vapor deposition. The method includes disposing a gate wiring on an insulating substrate; disposing a gate insulating film on the gate wiring; disposing a data wiring on the gate insulating film; disposing a passivation layer on the data wiring; and forming a contact hole by etching at least one of the gate insulating film and the passivation layer, wherein at least one of the gate insulating film and the passivation layer is disposed at a temperature of about 280° C. or below, and the forming of the contact hole is performed at a pressure of about 60 mT or below.Type: ApplicationFiled: October 28, 2009Publication date: June 3, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Ha CHOI, Sang-Gab KIM, Bong-Kyu SHIN, Sang-Uk LIM, Jin-Ho JU, Sung-Hoon YANG, Sang-Woo WHANGBO, Jae-Ho CHOI, Ki-Yeup LEE, Yun-Jong YEO, Shin-Il CHOI, Dong-Ju YANG, Hong-Kee CHIN, Yu-Gwang JEONG
-
Publication number: 20100044717Abstract: After forming a signal line including aluminum, an upper layer of an oxide layer including aluminum that covers the signal line is formed in the same chamber and by using the same sputtering target as the signal line, or a buffer layer of an oxide layer including aluminum is formed in a contact hole exposing the signal line during the formation of the contact hole. Accordingly, the contact characteristic between an upper layer including indium tin oxide (“ITO”) or indium zinc oxide (“IZO”) and the signal line may be improved to enhance the adhesion therebetween while not increasing the production cost of the thin film transistor (“TFT”) array panel.Type: ApplicationFiled: May 4, 2009Publication date: February 25, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Ha CHOI, Ki-Yeup LEE, Sang-Gab KIM, Shin-Il CHOI, Dong-Ju YANG, Hong-Kee CHIN, Yu-Gwang JEONG, Ji-Young PARK, Dong-Hoon LEE, Byeong-Beom KIM
-
Publication number: 20100032760Abstract: The present invention provides a thin-film transistor (TFT) substrate, which can be fabricated simply and at reduced cost, and a method of fabricating the TFT substrate. The TFT substrate includes: an insulating substrate; gate wiring that extends on the insulating substrate in a first direction; data wiring that extends on the gate wiring in a second direction, and includes a lower layer and an upper layer; and a semiconductor pattern that is disposed under the data wiring and has substantially the same shape as the data wiring except for a channel region, wherein root-mean-square roughness of a top surface of the data wiring is 3 nm or less.Type: ApplicationFiled: July 24, 2009Publication date: February 11, 2010Applicant: Samsung Electronics Co., Ltd.Inventors: Seung-Ha CHOI, Sang-Gab Kim, Shin-II Choi, Ki-Yeup Lee, Dong-Ju Yang, Hong-Kee Chin, Yu-Gwang Jeong
-
Publication number: 20090278126Abstract: A metal line substrate and a method of fabricating thereof, the metal line substrate including an insulating layer and a capping layer disposed on an insulating substrate, a trench defined by the insulating layer and the capping layer disposed on the insulating substrate, a seed layer pattern disposed on the insulating substrate, and a low-resistive conductive layer pattern disposed in the trench and contacting the seed layer pattern. The capping layer pattern includes a protrusion region which is in contact with the low-resistive conductive layer pattern.Type: ApplicationFiled: April 29, 2009Publication date: November 12, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Ju YANG, Sang-Gab KIM, Ki-Yeup LEE, Yun-Jong YEO, Shin-Il CHOI, Hong-Kee CHIN, Yu-Gwang JEONG, Seung-Ha CHOI
-
Publication number: 20090173446Abstract: The present invention relates to a substrate support that facilitates aligning a substrate and prevents the substrate from being damaged by arc discharge in processing a substrate using plasma, a substrate processing apparatus including the substrate support, and a method of aligning the substrate. A substrate support, which includes a main body on which a substrate is placed and a subsidiary body disposed around the side of the main body and having a slope declining from a position above the main body to the upper side of the main body, is provided, such that it is easy to align the substrate and it is possible to damage due to arc discharge in processing the substrate using plasma.Type: ApplicationFiled: December 31, 2008Publication date: July 9, 2009Inventors: Dong-Ju Yang, Min-Seok Oh, Ki-Yeup Lee, Sang-Gab Kim, Shin-Il Choi, Hong-Kee Chin, Yu-Gwang Jeong, Seung-Ha Choi, Jae-Ho Jang
-
Publication number: 20090115066Abstract: A metal wiring layer and a method of fabricating the metal wiring layer are provided. The method includes forming a dielectric layer on a substrate, forming a plurality of dielectric layer patterns and holes therein on the substrate by etching part of the dielectric layer, with a cross sectional area of the holes in the dielectric layer patterns decreasing with increasing distance away from the substrate and the holes exposing the substrate, forming a trench by etching a portion of the substrate exposed through the holes in the dielectric layer patterns, and forming a metal layer which fills the trench and the holes in the dielectric layer patterns. Thus, it is possible to prevent the occurrence of an edge build-up phenomenon by forming a metal layer in a plurality of holes in the dielectric layer patterns having a cross sectional area decreasing with increasing distance away from the substrate.Type: ApplicationFiled: October 31, 2008Publication date: May 7, 2009Inventors: Dong-Ju Yang, Shin-Il Choi, Sang-Gab Kim, Min-Seok Oh, Hong-Kee Chin, Ki-Yeup Lee, Yu-Gwang Jeong, Seung-Ha Choi
-
Patent number: 6287938Abstract: A method for manufacturing a trench isolation in a semiconductor device, wherein the method includes the steps of: forming a wide rounded convex shape at an upper portion of the trench by a first etching of high polymerization; forming a vertical sidewall at the middle of the trench by a second etching of low polymerization; and forming a narrow rounded concave shape at the bottom portion of the trench by a third etching of high polymerization, thereby forming the trench isolation.Type: GrantFiled: December 14, 2000Date of Patent: September 11, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Ki-Yeup Lee, Byoung-Ju Kang
-
Publication number: 20010005615Abstract: A method for manufacturing a trench isolation in a semiconductor device, wherein the method includes the steps of: forming a wide rounded convex shape at an upper portion of the trench by a first etching of high polymerization; forming a vertical sidewall at the middle of the trench by a second etching of low polymerization; and forming a narrow rounded concave shape at the bottom portion of the trench by a third etching of high polymerization, thereby forming the trench isolation.Type: ApplicationFiled: December 14, 2000Publication date: June 28, 2001Inventors: Ki-Yeup Lee, Byoung-Ju Kang
-
Patent number: 6171938Abstract: The present invention is to provide a method for fabricating a semiconductor device, including the steps of: (a) forming an insulating layer on a semiconductor substrate; (b) selectively removing the insulating layer and then forming an opening and the residual insulating layer on a bottom of the opening; (c) removing the residual insulating layer by wet etching in order to expose the semiconductor substrate; and (d) burying a conductive layer in the opening and then forming a conductive layer pattern connected to the semiconductor substrate.Type: GrantFiled: June 29, 1999Date of Patent: January 9, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Ki Yeup Lee, Jeong Woo Ha