Patents by Inventor Kiyoshi Kase
Kiyoshi Kase has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10008758Abstract: A directional coupler utilizes an inductive element of a power amplifier and a coupled conductive element. The inductive element of the power amplifier is a functioning element within the power amplifier and at least part of the inductive element of the power amplifier is disposed in a multi-layer substrate. At least part of the coupled conductive element is disposed in the multi-layer substrate. The coupled conductive element is configured to be inductively coupled to the inductive element of the power amplifier such that the coupled conductive element carries a first RF signal that is representative of a second RF signal within the inductive element of the power amplifier.Type: GrantFiled: June 27, 2016Date of Patent: June 26, 2018Assignee: QUALCOMM IncorporatedInventors: Kiyoshi Kase, Marius Goldenberg, Susanne A. Paul
-
Publication number: 20160359216Abstract: A directional coupler utilizes an inductive element of a power amplifier and a coupled conductive element. The inductive element of the power amplifier is a functioning element within the power amplifier and at least part of the inductive element of the power amplifier is disposed in a multi-layer substrate. At least part of the coupled conductive element is disposed in the multi-layer substrate. The coupled conductive element is configured to be inductively coupled to the inductive element of the power amplifier such that the coupled conductive element carries a first RF signal that is representative of a second RF signal within the inductive element of the power amplifier.Type: ApplicationFiled: June 27, 2016Publication date: December 8, 2016Inventors: Kiyoshi KASE, Marius GOLDENBERG, Susanne A. PAUL
-
Patent number: 9379678Abstract: A directional coupler utilizes an inductive element of a power amplifier and a coupled conductive element. The inductive element of the power amplifier is a functioning element within the power amplifier and at least part of the inductive element of the power amplifier is disposed in a multi-layer substrate. At least part of the coupled conductive element is disposed in the multi-layer substrate. The coupled conductive element is configured to be inductively coupled to the inductive element of the power amplifier such that the coupled conductive element carries a first RF signal that is representative of a second RF signal within the inductive element of the power amplifier.Type: GrantFiled: March 15, 2013Date of Patent: June 28, 2016Assignee: Qualcomm IncorporatedInventors: Kiyoshi Kase, Marius Goldenberg, Susanne A. Paul
-
Patent number: 8923465Abstract: A semiconductor device comprises sampling logic, comprising: input sample path selection logic arranged to enable at least one input sample path; sampler logic arranged to receive and sample an input data signal in a serial data stream in accordance with a phase of the at least one enabled input sample path; and transition detection logic arranged to detect transitions within the received input data signal. The input sample path selection logic is further arranged, upon detection of a transition within the received input data signal, to determine if the phase of the at least one input sample path is a phase having a largest window between logic values; and if it is determined that the phase of the at least one input sample path is not the phase having a largest window between logic values, to enable at least one input sample path comprising a more appropriate phase.Type: GrantFiled: May 19, 2008Date of Patent: December 30, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Conor O'Keeffe, Kiyoshi Kase, Paul Kelleher
-
Publication number: 20110043253Abstract: A semiconductor device comprises sampling logic, comprising: input sample path selection logic arranged to enable at least one input sample path; sampler logic arranged to receive and sample an input data signal in a serial data stream in accordance with a phase of the at least one enabled input sample path; and transition detection logic arranged to detect transitions within the received input data signal. The input sample path selection logic is further arranged, upon detection of a transition within the received input data signal, to determine if the phase of the at least one input sample path is a phase having a largest window between logic values; and if it is determined that the phase of the at least one input sample path is not the phase having a largest window between logic values, to enable at least one input sample path comprising a more appropriate phase.Type: ApplicationFiled: May 19, 2008Publication date: February 24, 2011Inventors: Conor O'Keeffe, Kiyoshi Kase, Paul Kelleher
-
Patent number: 7768296Abstract: A current boost module receives a signal from the input and the output of a buffer to determine whether the buffer is transitioning between logic states. When the buffer is transitioning, a boost current is provided to a load connected to the buffer output to supplement the current from buffer output, thereby facilitating transition of a signal at the load. The current boost module can shut down the boost current before the signal at the load completes its transition from one logic state to the other.Type: GrantFiled: February 23, 2006Date of Patent: August 3, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7680231Abstract: An adaptive variable length pulse synchronizer including a state keeper circuit, an asynchronous pulse edge detection circuit, a data synchronization circuit, and a pulse edge synchronization circuit. The state keeper circuit detects a leading edge of the asynchronous pulse. The asynchronous pulse edge detection circuit detects a trailing edge of the asynchronous pulse after the state keeper circuit has detected the leading edge. The asynchronous pulse edge detection circuit further provides a pulse synchronized with a clock signal after the asynchronous pulse has been detected. The data synchronization circuit latches the asynchronous data and provides the synchronous data in response to the synchronous pulse. The pulse edge synchronization provides the synchronous ready signal after synchronous data has been provided.Type: GrantFiled: February 8, 2006Date of Patent: March 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: John E. Angello, Satyavathi Akella, Kiyoshi Kase, May Len
-
Patent number: 7667492Abstract: Methods and corresponding systems for buffering an input signal include outputting a first logic value in response to the input signal being below a lower threshold. A second logic value is output in response to the input signal rising above the lower threshold. Thereafter, the second logic value is maintained until the input exceeds a higher threshold and thereafter falls below the higher threshold. In response to the input signal falling below the higher threshold, the first logic value is output, and maintained at the first logic value, until the input falls below the lower threshold and thereafter rises above the lower threshold.Type: GrantFiled: December 21, 2007Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, May Len, Dzung T. Tran
-
Publication number: 20090237164Abstract: A circuit includes first, second, and third inverters and first and second transistors. The first inverter has an input, an output, a first supply terminal, and a second supply terminal. The second inverter has an input, an output, a first supply terminal, and a second supply terminal. The first transistor has a first current electrode for receiving a first supply voltage, a control electrode coupled to the output of the first inverter, and a second current electrode coupled to the first supply terminals of both the first and second inverters. The second transistor has a first current electrode coupled to the second supply terminals of the first and second inverters, a control electrode coupled to the output of the first inverter, and a second current electrode for receiving a second supply voltage. The third inverter has an input coupled to the output of the second inverter, and an output coupled to the output of the first inverter.Type: ApplicationFiled: March 24, 2008Publication date: September 24, 2009Inventors: Kiyoshi Kase, Dzung T. Tran
-
Publication number: 20090219093Abstract: An amplifier comprises an amplifier stage and an active inductor. The amplifier stage has an input terminal and an output terminal. The active inductor comprises first and second resistors and first and second transistors. The first resistor has a first terminal coupled to the output terminal of the amplifier stage, and a second terminal. The second resistor has a first terminal coupled to the output terminal of the amplifier stage, and a second terminal. The first transistor has a first current electrode coupled to the second terminal of the first resistor, a control electrode coupled to receive a bias voltage, and a second current electrode. The second transistor has a first current electrode coupled to the second current electrode of the first transistor, a control electrode coupled to the second terminal of the second resistor, and a second current electrode coupled to a first power supply voltage terminal.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Inventor: Kiyoshi Kase
-
Patent number: 7573332Abstract: An amplifier comprises an amplifier stage and an active inductor. The amplifier stage has an input terminal and an output terminal. The active inductor comprises first and second resistors and first and second transistors. The first resistor has a first terminal coupled to the output terminal of the amplifier stage, and a second terminal. The second resistor has a first terminal coupled to the output terminal of the amplifier stage, and a second terminal. The first transistor has a first current electrode coupled to the second terminal of the first resistor, a control electrode coupled to receive a bias voltage, and a second current electrode. The second transistor has a first current electrode coupled to the second current electrode of the first transistor, a control electrode coupled to the second terminal of the second resistor, and a second current electrode coupled to a first power supply voltage terminal.Type: GrantFiled: February 28, 2008Date of Patent: August 11, 2009Assignee: Freescale Semiconductor, Inc.Inventor: Kiyoshi Kase
-
Publication number: 20090160484Abstract: Methods and corresponding systems for buffering an input signal include outputting a first logic value in response to the input signal being below a lower threshold. A second logic value is output in response to the input signal rising above the lower threshold. Thereafter, the second logic value is maintained until the input exceeds a higher threshold and thereafter falls below the higher threshold. In response to the input signal falling below the higher threshold, the first logic value is output, and maintained at the first logic value, until the input falls below the lower threshold and thereafter rises above the lower threshold.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Inventors: Kiyoshi Kase, May Len, Dzung T. Tran
-
Patent number: 7508246Abstract: A circuit's performance may vary based on various factors such as, for example, process, voltage, and/or temperature. In one embodiment, a circuit includes an input terminal which receives an input signal, a delay selection section which delays the input signal by a delay amount selected by a performance variation indicator, an impedance selection section which outputs the delayed input signal as a compensated delayed signal, where the impedance selection section uses a driver impedance amount selected by the performance variation indicator, and an output terminal which outputs the compensated delayed signal. The circuit may also include a ring oscillator, a frequency counter which provides a count value which indicates a number of rising edges of an output of the ring oscillator which occur during a period of a reference frequency, and a decoder which uses the count value to output the performance variation indicator.Type: GrantFiled: September 15, 2006Date of Patent: March 24, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7479813Abstract: In one form a circuit has a bias stage having an input signal terminal for receiving an input signal. The circuit modifies the input signal with a drive stage to provide an output signal in complement form. A drive transistor in the drive stage of the circuit has a bulk that is connected to a terminal of a load and to a control electrode coupled to the input signal terminal. A bias transistor in the bias stage of the circuit has a bulk that is directly connected to the terminal of the load and to the bulk of the drive transistor. The bias transistor has a control electrode coupled to the input signal terminal. The input signal biases the bulks of the drive transistor and the bias transistor and reduces transistor threshold voltage. Linearity of circuit output impedance is improved and RF interference reduced. Lower voltage operation is also provided.Type: GrantFiled: June 14, 2006Date of Patent: January 20, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran, May Len
-
Patent number: 7432754Abstract: A voltage control circuit includes a first transistor coupled to a first voltage supply terminal having a first voltage, a second transistor coupled to the first transistor and a node, a third transistor coupled to a second voltage supply terminal and the node, wherein the second voltage supply terminal has a second voltage and the node is at a voltage selected from the group consisting of the first voltage and the second voltage, and a fourth transistor coupled to the node.Type: GrantFiled: July 27, 2006Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7420394Abstract: An input buffer circuit with hysteresis includes a first stage and a second stage. The first stage includes a resistive device to provide a resistance between two nodes of the first stage. The two nodes are responsive to a signal input. The second stage includes four series-coupled transistors. A first node is coupled to the control electrodes of two of the four transistors and the second node is coupled to the control electrodes of the other two transistors. The second stage includes a signal output. In some examples, a resistance provided by the resistive device is variable and provides the buffer circuit with hysteresis.Type: GrantFiled: November 17, 2006Date of Patent: September 2, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Publication number: 20080122520Abstract: In one form a circuit has a bias stage having an input signal terminal for receiving an input signal. The circuit modifies the input signal with a drive stage to provide an output signal in complement form. A drive transistor in the drive stage of the circuit has a bulk that is connected to a terminal of a load and to a control electrode coupled to the input signal terminal. A bias transistor in the bias stage of the circuit has a bulk that is directly connected to the terminal of the load and to the bulk of the drive transistor. The bias transistor has a control electrode coupled to the input signal terminal. The input signal biases the bulks of the drive transistor and the bias transistor and reduces transistor threshold voltage. Linearity of circuit output impedance is improved and RF interference reduced. Lower voltage operation is also provided.Type: ApplicationFiled: June 14, 2006Publication date: May 29, 2008Inventors: Kiyoshi Kase, Dzung T. Tran, May Len
-
Publication number: 20080116952Abstract: An input buffer circuit with hysteresis includes a first stage and a second stage. The first stage includes a resistive device to provide a resistance between two nodes of the first stage. The two nodes are responsive to a signal input. The second stage includes four series-coupled transistors. A first node is coupled to the control electrodes of two of the four transistors and the second node is coupled to the control electrodes of the other two transistors. The second stage includes a signal output. In some examples, a resistance provided by the resistive device is variable and provides the buffer circuit with hysteresis.Type: ApplicationFiled: November 17, 2006Publication date: May 22, 2008Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7358796Abstract: An input voltage circuit comprises an input transistor having a control electrode for receiving a variable input voltage, a voltage detection transistor having a current electrode coupled to a current electrode of the input transistor forming a first node, and a current source coupled to a second current electrode of the voltage detection transistor forming a second node. The input voltage circuit further comprises a variable voltage drop transistor having a first current electrode coupled to the first node, a control electrode coupled to the second node and a second current electrode coupled to an output node, wherein the voltage detection transistor detects a variation in the variable input voltage and provides a signal to the variable voltage drop transistor. The variable voltage drop transistor generates a voltage drop proportional to the variation in the variable input voltage to ensure a substantially constant output at the output node.Type: GrantFiled: September 8, 2006Date of Patent: April 15, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, May Len
-
Publication number: 20080068061Abstract: A circuit's performance may vary based on various factors such as, for example, process, voltage, and/or temperature. In one embodiment, a circuit includes an input terminal which receives an input signal, a delay selection section which delays the input signal by a delay amount selected by a performance variation indicator, an impedance selection section which outputs the delayed input signal as a compensated delayed signal, where the impedance selection section uses a driver impedance amount selected by the performance variation indicator, and an output terminal which outputs the compensated delayed signal. The circuit may also include a ring oscillator, a frequency counter which provides a count value which indicates a number of rising edges of an output of the ring oscillator which occur during a period of a reference frequency, and a decoder which uses the count value to output the performance variation indicator.Type: ApplicationFiled: September 15, 2006Publication date: March 20, 2008Inventors: Kiyoshi Kase, Dzung T. Tran