Patents by Inventor Krishnamurthy Suresh
Krishnamurthy Suresh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10521544Abstract: Traffic-shaping information is associated with ingress transaction-level messages by a traffic generation device. The ingress transaction-level messages and the traffic-shaping information are then sent to a reconfigurable hardware modeling device. The ingress transaction-level messages are converted to ingress signal-level messages by a hardware model of interface circuitry implemented in the reconfigurable hardware modeling device. Based on the traffic-shaping information, the ingress signal-level messages are delivered to a hardware model of a circuit design implemented in the reconfigurable hardware modeling device.Type: GrantFiled: October 24, 2017Date of Patent: December 31, 2019Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Deepak Kumar Garg, Sudhanshu Jayaswal, Saurabh Khaitan, Sanjay Gupta, John R. Stickley, Russell Elias Vreeland, III, Ronald James Squiers
-
Patent number: 10503848Abstract: An emulation process is performed with an emulator coupled to one or more targets. During a part or a whole of the emulation process, input signals to the emulator from the one or more targets are being captured, streamed out of the emulator and stored in one or more processor-readable media. The part or the whole of the emulation process is then repeated with the emulator decoupled to the one or more targets. During the repeating, the input signals stored in the one or more processor-readable media are being streamed back to the emulator. The streaming in both of the capture and replay modes may be through interfaces designed for small packets of data and fast streaming speed.Type: GrantFiled: August 4, 2017Date of Patent: December 10, 2019Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Satish Kumar Agarwal, Sanjay Gupta, Charles W. Selvidge
-
Patent number: 10410713Abstract: Aspects of the disclosed technology relate to techniques for modeling content-addressable memory in emulation and prototyping. A model for content-addressable memory comprises memory circuitry configured to store match results for various search keys. The match results are stored in the second memory circuitry during write operations. The model for content-addressable memory may further comprise additional memory circuitry configured to operate as a standard computer memory, performing read operations alone and write operations along with the memory circuitry.Type: GrantFiled: October 3, 2017Date of Patent: September 10, 2019Assignee: Mentor Graphics CorporationInventors: Charles W. Selvidge, Sanjay Gupta, Krishnamurthy Suresh, Praveen Shukla, Saurabh Gupta
-
Patent number: 9990452Abstract: Aspects of the disclosed technology relate to techniques for corrupting memories in emulation. After a power domain in a circuit design being emulated in an emulator is powered down, a main memory model for a memory in the power domain is corrupted and a cache memory model for the memory is invalidated. The cache memory model is a hardware model in the emulator and the main memory model is a software model in a workstation coupled to the emulator. The cache memory model stores a subset of data that are stored in the main memory model. The combination of the main memory model and the cache memory model is used to model the memory.Type: GrantFiled: November 13, 2015Date of Patent: June 5, 2018Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Mukesh Gupta, Praveen Shukla, Sanjay Gupta
-
Publication number: 20180113976Abstract: A system for verifying networking system-on-chip designs comprises a reconfigurable hardware modeling device programmed to implement circuitry hardware models and a traffic generation device communicating with the reconfigurable hardware modeling device. The circuitry hardware models comprise a hardware model of a circuit design and a hardware model of interface circuitry. The system employs a backpressure flow control independent of the communication protocol, which can cause the traffic generation device to suspend sending messages when one or more message buffers in the traffic generation device, the reconfigurable hardware modeling device, or both cannot accept more messages based on predetermined conditions.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Krishnamurthy Suresh, Deepak Kumar Garg, Ankit Garg, Saurabh Khaitan, Sanjay Gupta, John R. Stickley, Russell Elias Vreeland III, Ronald James Squiers
-
Publication number: 20180113961Abstract: Aspects of the disclosed technology relate to techniques of bandwidth test in networking system-on-chip design verification. A hardware model of interface circuitry implemented in a reconfigurable hardware modeling device associates dispatch time information with messages when the messages are dispatched by a hardware model of a circuit design implemented in the reconfigurable hardware modeling device. The dispatch time information of a particular message includes information about when, based on a model time reference provided in the reconfigurable hardware modeling device, the particular message is dispatched by the hardware model of the circuit design. The messages and the dispatch time information are sent to a traffic analysis device, which determines bandwidth information of ports of the circuit design based on the dispatch time information.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Krishnamurthy Suresh, Deepak Kumar Garg, Saurabh Khaitan, Sanjay Gupta, John R. Stickley, Russell Elias Vreeland III, Ronald James Squiers, Charles W. Selvidge
-
Publication number: 20180113972Abstract: Traffic-shaping information is associated with ingress transaction-level messages by a traffic generation device. The ingress transaction-level messages and the traffic-shaping information are then sent to a reconfigurable hardware modeling device. The ingress transaction-level messages are converted to ingress signal-level messages by a hardware model of interface circuitry implemented in the reconfigurable hardware modeling device. Based on the traffic-shaping information, the ingress signal-level messages are delivered to a hardware model of a circuit design implemented in the reconfigurable hardware modeling device.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Krishnamurthy Suresh, Deepak Kumar Garg, Sudhanshu Jayaswal, Saurabh Khaitan, Sanjay Gupta, John R. Stickley, Russell Elias Vreeland III, Ronald James Squiers
-
Publication number: 20180113970Abstract: Aspects of the disclosed technology relate to techniques of latency test in networking system-on-chip design verification. A hardware model of interface circuitry implemented in a reconfigurable hardware modeling device associates arrival time information with messages when the messages are delivered to a hardware model of a circuit design implemented in the reconfigurable hardware modeling device, and associates latency information with the messages when the messages are dispatched by the hardware model of the circuit design. The arrival time information of a particular message and the latency information are determined with respect to a model time reference provided in the reconfigurable hardware modeling device.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Krishnamurthy Suresh, Deepak Kumar Garg, Sudhanshu Jayaswal, Saurabh Khaitan, Sanjay Gupta, John R. Stickley, Russell Elias Vreeland, III, Ronald James Squiers, Abhijit Das, Charles W. Selvidge
-
Patent number: 9946823Abstract: Aspects of the invention relate to techniques for dynamic control of design clock generation in emulation. A circuit design for verification is analyzed to determine one or more clock-enabling functions for a specific clock signal. Logic for generating a clock status signal based on the one or more clock-enabling signals is then determined. The clock status signal is employed to control clock generation in an emulation system for emulating the circuit design.Type: GrantFiled: September 30, 2013Date of Patent: April 17, 2018Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Satish Kumar Agarwal, Amit Jain, Sanjay Gupta
-
Patent number: 9898563Abstract: Aspects of the disclosed technology relate to techniques for modeling memories in emulation. An emulator is configured to implement an emulation model for a circuit design and a cache memory model for a memory accessible by the circuit design. A workstation coupled to the emulator is configured to implement a main memory model for the memory. The cache memory model is a hardware model while the main memory model is a software model. The cache memory model stores a subset of data that are stored in the main memory model and is synchronized with the main memory model.Type: GrantFiled: November 13, 2015Date of Patent: February 20, 2018Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Mukesh Gupta, Sanjay Gupta, Charles W. Selvidge
-
Publication number: 20180032357Abstract: Technologies for debugging hardware errors discovered during hardware assisted software verification processes are provided. For example, in one embodiment, a concurrent emulation debug environment including a concurrent emulation system, an emulation trace module and a model state module is provided. The concurrent emulation system includes an emulator and an emulation control station configured to allow simultaneous emulation of multiple electronic designs. The model state module is configured to record the state of the electronic designs during emulation and the emulation trace module is configured to capture trace data associated with the emulation. A backup and capture module is also disclosed that is configured to store the recorded state and the captured trace data for use during a hardware debug process.Type: ApplicationFiled: July 10, 2017Publication date: February 1, 2018Applicant: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Charles W. Selvidge, Sanjay Gupta, Amit Jain
-
Publication number: 20170337309Abstract: An emulation process is performed with an emulator coupled to one or more targets. During a part or a whole of the emulation process, input signals to the emulator from the one or more targets are being captured, streamed out of the emulator and stored in one or more processor-readable media. The part or the whole of the emulation process is then repeated with the emulator decoupled to the one or more targets. During the repeating, the input signals stored in the one or more processor-readable media are being streamed back to the emulator. The streaming in both of the capture and replay modes may be through interfaces designed for small packets of data and fast streaming speed.Type: ApplicationFiled: August 4, 2017Publication date: November 23, 2017Inventors: Krishnamurthy Suresh, Satish Kumar Agarwal, Sanjay Gupta, Charles W. Selvidge
-
Patent number: 9767237Abstract: An emulation process is performed with an emulator coupled to one or more targets. During a part or a whole of the emulation process, input signals to the emulator from the one or more targets are being captured, streamed out of the emulator and stored in one or more processor-readable media. The part or the whole of the emulation process is then repeated with the emulator decoupled to the one or more targets. During the repeating, the input signals stored in the one or more processor-readable media are being streamed back to the emulator. The streaming in both of the capture and replay modes may be through interfaces designed for small packets of data and fast streaming speed.Type: GrantFiled: November 13, 2015Date of Patent: September 19, 2017Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Satish Kumar Agarwal, Sanjay Gupta, Charles W. Selvidge
-
Patent number: 9703579Abstract: Technologies for debugging hardware errors discovered during hardware assisted software verification processes are provided. For example, in one embodiment, a concurrent emulation debug environment including a concurrent emulation system, an emulation trace module and a model state module is provided. The concurrent emulation system includes an emulator and an emulation control station configured to allow simultaneous emulation of multiple electronic designs. The model state module is configured to record the state of the electronic designs during emulation and the emulation trace module is configured to capture trace data associated with the emulation. A backup and capture module is also disclosed that is configured to store the recorded state and the captured trace data for use during a hardware debug process.Type: GrantFiled: May 1, 2013Date of Patent: July 11, 2017Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Charles W. Selvidge, Sanjay Gupta, Amit Jain
-
Publication number: 20170185710Abstract: Messages transmitted from an emulator to a testbench of a part of the testbench are recorded from a starting point of an emulation operation to a checkpoint of the emulation operation. State information of the emulator at the checkpoint is captured and stored. The emulator is then configured to a state corresponding to the checkpoint based on the stored state information, and the testbench or the part of the testbench is restored to the checkpoint by running the testbench or the part of the testbench based on the recorded messages.Type: ApplicationFiled: December 28, 2015Publication date: June 29, 2017Inventors: Krishnamurthy Suresh, Ruchir Prakash, Jeffrey W. Evans, Deepak Garg
-
Publication number: 20170140084Abstract: Aspects of the disclosed technology relate to techniques for corrupting memories in emulation. After a power domain in a circuit design being emulated in an emulator is powered down, a main memory model for a memory in the power domain is corrupted and a cache memory model for the memory is invalidated. The cache memory model is a hardware model in the emulator and the main memory model is a software model in a workstation coupled to the emulator. The cache memory model stores a subset of data that are stored in the main memory model. The combination of the main memory model and the cache memory model is used to model the memory.Type: ApplicationFiled: November 13, 2015Publication date: May 18, 2017Inventors: Krishnamurthy Suresh, Mukesh Gupta, Praveen Shukla, Sanjay Gupta
-
Publication number: 20170140083Abstract: Aspects of the disclosed technology relate to techniques for modeling memories in emulation. An emulator is configured to implement an emulation model for a circuit design and a cache memory model for a memory accessible by the circuit design. A workstation coupled to the emulator is configured to implement a main memory model for the memory. The cache memory model is a hardware model while the main memory model is a software model. The cache memory model stores a subset of data that are stored in the main memory model and is synchronized with the main memory model.Type: ApplicationFiled: November 13, 2015Publication date: May 18, 2017Inventors: Krishnamurthy Suresh, Mukesh Gupta, Sanjay Gupta, Charles W. Selvidge
-
Publication number: 20170140082Abstract: An emulation process is performed with an emulator coupled to one or more targets. During a part or a whole of the emulation process, input signals to the emulator from the one or more targets are being captured, streamed out of the emulator and stored in one or more processor-readable media. The part or the whole of the emulation process is then repeated with the emulator decoupled to the one or more targets. During the repeating, the input signals stored in the one or more processor-readable media are being streamed back to the emulator. The streaming in both of the capture and replay modes may be through interfaces designed for small packets of data and fast streaming speed.Type: ApplicationFiled: November 13, 2015Publication date: May 18, 2017Inventors: Krishnamurthy Suresh, Satish Kumar Agarwal, Sanjay Gupta, Charles W. Selvidge
-
Patent number: 9619600Abstract: The application is directed towards facilitating the debugging of suspected errors in a proprietary component when the proprietary component is incorporated into a larger electronic design. Various implementations provide for the generation of a reference model for an integrated circuit design, where the reference model includes the proprietary component and sufficient information about the rest of the design to allow for the debugging of the proprietary component over a period of verification where the error in the proprietary component is suspected.Type: GrantFiled: September 19, 2014Date of Patent: April 11, 2017Assignee: Mentor Graphics CorporationInventors: Charles W. Selvidge, Krishnamurthy Suresh, Sanjay Gupta
-
Patent number: 9165099Abstract: Aspects of the invention relate to techniques for adaptive clock management in emulation. A clock suspension request signal, indicating when a suspension of design clock signals in an emulator is needed, is generated based on activity status information of the emulator with one or more emulator resources such as software environment. A clock suspension allowance signal, indicating whether a suspension of design clock signals is permitted considering dynamic targets in the emulator, is generated based on slack information related to one or more clock signals associated with one or more dynamic targets of the emulator. Based on the clock suspension request signal and the clock suspension allowance signal, a clock suspension signal is generated for enabling temporary design clock suspensions.Type: GrantFiled: November 22, 2013Date of Patent: October 20, 2015Assignee: Mentor Graphics CorporationInventors: Krishnamurthy Suresh, Charles W. Selvidge, Sanjay Gupta, Amit Jain, Satish Kumar Agarwal