Patents by Inventor Kuang-Lin Lo
Kuang-Lin Lo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088023Abstract: An interconnect structure includes a dielectric layer, a first conductive feature, a hard mask layer, a conductive layer, and a capping layer. The first conductive feature is disposed in the dielectric layer. The hard mask layer is disposed on the first conductive feature. The conductive layer includes a first portion and a second portion, the first portion of the conductive layer is disposed over at least a first portion of the hard mask layer, and the second portion of the conductive layer is disposed over the dielectric layer. The hard mask layer and the conductive layer are formed by different materials. The capping layer is disposed on the dielectric layer and the conductive layer.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Inventors: Shao-Kuan LEE, Kuang-Wei YANG, Cherng-Shiaw TSAI, Cheng-Chin LEE, Ting-Ya LO, Chi-Lin TENG, Hsin-Yen HUANG, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Patent number: 7511366Abstract: A multi-row substrate strip mainly includes a plurality of first and second substrate units in parallel, a plurality of connecting bars, a degating metal layer and at least one plating layer. The connecting bars are used to connect the first substrate units and connect the second substrate units. The degating metal layer includes a plurality of runner portions on the connecting bars, a plurality of first gate portions and a plurality of second gate portions. The first gate portions are formed on the first substrate units, and the second gate portions are formed on the second substrate units. The plating layer is formed on the first gate portions and the second gate portions, and exposes the runner portions, so as to save the plating material.Type: GrantFiled: October 26, 2005Date of Patent: March 31, 2009Assignee: Ase (Shanghai) Inc.Inventors: Yao-Ting Huang, Kuang-Lin Lo
-
Patent number: 7473629Abstract: A substrate structure having a solder mask and a process for making the same, including (a) providing a substrate having a top surface, the top surface having a die pad and a plurality of solder pads; (b) forming a first solder mask on the top surface, the first solder mask having a plurality of openings, each opening corresponding to each solder pad so as to expose at least part of the solder pad; and (c) forming a second solder mask on the first solder mask. The substrate structure can be used for packaging a thicker die so as to prevent the die crack and the overflow of molding compound will be avoided.Type: GrantFiled: December 6, 2006Date of Patent: January 6, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Wei-Chang Tai, Chi-Chih Chu, Meng-Jung Chuang, Cheng-Yin Lee, Yao-Ting Huang, Kuang-Lin Lo
-
Patent number: 7384566Abstract: A fabrication method for PCBs. The method includes providing a substrate having a layout area and a periphery area around the layout area on a surface, forming a patterned wiring layer, having a bus line in the periphery area, a plurality of pads in the layout area, a plurality of bridge lines providing electrical connection between the pads, and a plating line electrically connecting the bus line and pads, overlying the substrate, forming a patterned solder mask over the substrate and wiring layer, the patterned solder mask having a plurality of first openings respectively exposing the pads and plating a metal layer respectively overlying the pads, forming a plurality of second openings respectively exposing the bridge lines between the pads, and removing the exposed bridge lines.Type: GrantFiled: May 4, 2005Date of Patent: June 10, 2008Assignee: Advanced Semiconductor Engineering Inc.Inventors: Hung-Nan Chen, Jen-Kuang Fang, Kuang-Lin Lo
-
Publication number: 20070243704Abstract: The present invention relates to a substrate structure having a solder mask and a process for making the same. The process comprises: (a) providing a substrate having a top surface, the top surface having a die pad and a plurality of solder pads; (b) forming a first solder mask on the top surface, the first solder mask having a plurality of openings, each opening corresponding to each solder pad so as to expose at least part of the solder pad; and (c) forming a second solder mask on the first solder mask. Whereby, the substrate structure of the invention can be used for packaging a thicker die so as to prevent the die crack and the overflow of molding compound will be avoided.Type: ApplicationFiled: December 6, 2006Publication date: October 18, 2007Inventors: Wei-Chang Tai, Chi-Chih Chu, Meng-Jung Chuang, Cheng-Yin Lee, Yao-Ting Huang, Kuang-Lin Lo
-
Publication number: 20070220742Abstract: A method for fabricating an identification code is provided. First, a metallic film is provided for fabricating a circuit on a substrate, and a circuit area and a non-circuit area are formed on the metallic film after a patterning process. Next, an identification code is formed on the non-circuit area for the basis of production management and quality control.Type: ApplicationFiled: August 28, 2006Publication date: September 27, 2007Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Kuang-Lin Lo, Yung-Hui Wang
-
Publication number: 20070087480Abstract: The present invention relates to a method for manufacturing a semiconductor chip package structure including the following steps. A substrate is provided. A plurality of chips are assembled onto the substrate and are electrically connected with the substrate. A stiffener is assembled onto the substrate and the stiffener has a top surface and a bottom surface facing the substrate. A molding compound is formed to cover the semiconductor chip, the substrate, the top surface and the bottom surface of the stiffener. Afterwards, a singulation step is performed to cut the molding compound, the substrate and the stiffener.Type: ApplicationFiled: December 20, 2006Publication date: April 19, 2007Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Su TAO, Kuang-Lin Lo, Tsung-Sheng Lee, Yaw-Yuh Yang, Yuan-Kai Tao
-
Patent number: 7144239Abstract: A molding apparatus mainly comprises a mold chase holder, a mold chase, a heater and a molding flowability sensor. The mold chase comprises a mold cavity and a via, wherein the via penetrates a mold-cavity surface of the mold cavity. The mold chase is accommodated by a mold chase holder and there is a heater, for heating the mold chase up, disposed therein. And the molding flowability sensor for measuring the molding flowability of the instant molding flow at the mold-cavity surface of the mold cavity is provided at the mold-cavity surface of the mold cavity.Type: GrantFiled: July 29, 2004Date of Patent: December 5, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Wei-Chih Wang, Kuang-Lin Lo, Yun-Lung Chang
-
Publication number: 20060091384Abstract: A substrate testing apparatus with full contact configuration. The apparatus includes a jig and a full-contact probe substrate. The jig has a conductive tape disposed thereon for fully electrically connecting a plurality of first connecting pads disposed on an upper surface of a substrate strip. The full-contact probe substrate has a contact surface and includes a plurality of conductive bumps and contact pads. The conductive bumps are disposed on the contact surface, and are used for individually probing a plurality of corresponding second connecting pads disposed on a lower surface of the substrate strip. The contact pads are electrically connected to the conductive bumps. The substrate strip is fully tested by means of the jig and the full-contact probe substrate.Type: ApplicationFiled: October 17, 2005Publication date: May 4, 2006Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chung-Hsiung Ho, Jui-Wen Wang, Tien-Ming Shih, Kuang-Lin Lo
-
Publication number: 20060091533Abstract: A multi-row substrate strip mainly comprises a plurality of first and second substrate units in parallel, a plurality of connecting bars, a degating metal layer and at least one plating layer. The connecting bars are used to connect the first substrate units and connect the second substrate units. The degating metal layer comprises a plurality of runner portions on the connecting bars, a plurality of first gate portions and a plurality of second gate portions. The first gate portions are formed on the first substrate units, and the second gate portions are formed on the second substrate units. The plating layer is formed on the first gate portions and the second gate portions, and exposes the runner portions, so as to save the plating material.Type: ApplicationFiled: October 26, 2005Publication date: May 4, 2006Inventors: Yao-Ting Huang, Kuang-Lin Lo
-
Publication number: 20050282314Abstract: Printed circuit boards and methods for fabricating the same. A via in a printed circuit board electrically connects to trace lines of the PCB, such that only one plating line is required to electrically connect a plating bus and the plating through hole. Thus, in an electroplating step, current can flow to fingers in the trace lines to plate an anti-oxidation metal layer thereon. The via is separated into several sub-vias to electrically isolate the plating line from trace lines and fingers, each of which connects to the plating line or the trace lines. Finally, at least one plating line remains, thus avoiding negative impact on electrical performance of an electronic device that uses the printed circuit board.Type: ApplicationFiled: June 13, 2005Publication date: December 22, 2005Inventors: Kuang-Lin Lo, Jen-Kuang Fang
-
Publication number: 20050246892Abstract: A fabrication method for PCBs. The method includes providing a substrate having a layout area and a periphery area around the layout area on a surface, forming a patterned wiring layer, having a bus line in the periphery area, a plurality of pads in the layout area, a plurality of bridge lines providing electrical connection between the pads, and a plating line electrically connecting the bus line and pads, overlying the substrate, forming a patterned solder mask over the substrate and wiring layer, the patterned solder mask having a plurality of first openings respectively exposing the pads and plating a metal layer respectively overlying the pads, forming a plurality of second openings respectively exposing the bridge lines between the pads, and removing the exposed bridge lines.Type: ApplicationFiled: May 4, 2005Publication date: November 10, 2005Inventors: Hung-Nan Chen, Jen-Kuang Fang, Kuang-Lin Lo
-
Patent number: 6942478Abstract: The present invention relates to a packaging mold with electrostatic discharge protection comprising a pot block and at least one receiver. The pot block comprises a plurality of pots and runners. Each of the pots branches and connects the runners for injecting molding compound into the runners through the pots. The receiver for supporting a plurality of substrate plates connects the runners for receiving the molding compound from the runners to package the dice on the substrate plates. Each receiver comprises a receiving surface contacting the substrate plate; wherein the receiving surface is roughened to reduce static electric charges generated when separating the substrate plates and the packaging mold. Additionally, the surfaces of the runners are roughened to reduce static electric charges generated in the runners when separating the molding compound and the runners. It prevents the dice packaged from damage due to static electric charges to raise the yield rate of semiconductor package products thereby.Type: GrantFiled: October 10, 2002Date of Patent: September 13, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Meng-Tsang Lee, Kuang-Lin Lo
-
Publication number: 20050089593Abstract: A molding apparatus mainly comprises a mold chase holder, a mold chase, a heater and a pressure sensor. The mold chase comprises a mold cavity and a via, wherein the via penetrates the mold-cavity surface of the mold cavity. The mold chase is accommodated by a mold chase holder and there is a heater, for heating the mold chase up, disposed therein. And the pressure sensor for measuring the viscosity of the instant molding flow at the mold-cavity surface of the mold cavity is provided in the via of the mold chase.Type: ApplicationFiled: June 28, 2004Publication date: April 28, 2005Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Wei-Chih Wang, Kuang-Lin Lo, Yun-Lung Chang
-
Publication number: 20050089594Abstract: A molding apparatus mainly comprises a mold chase holder, a mold chase, a heater and a molding flowability sensor. The mold chase comprises a mold cavity and a via, wherein the via penetrates a mold-cavity surface of the mold cavity. The mold chase is accommodated by a mold chase holder and there is a heater, for heating the mold chase up, disposed therein. And the molding flowability sensor for measuring the molding flowability of the instant molding flow at the mold-cavity surface of the mold cavity is provided at the mold-cavity surface of the mold cavity.Type: ApplicationFiled: July 29, 2004Publication date: April 28, 2005Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Wei-Chih Wang, Kuang-Lin Lo, Yun-Lung Chang
-
Patent number: 6777793Abstract: The present invention relates to a packaging substrate with electrostatic discharge protection. The packaging substrate is deposited in a packaging mold, and the packaging mold comprises a plurality of injection pins for pushing the packaging substrate out of the packaging mold. A first copper-mesh layer and a second copper-mesh layer of the packaging substrate are electrically connected to each other via position pins. A bottom side of the packaging substrate comprises a plurality of recesses in positions corresponding to positions of the injection pins. The recesses pass the second copper-mesh layer to electrically connect the injection pins to the second copper-mesh layer, and static electric charges are conducted to the injection pins via the second copper-mesh layer and away from the packaging substrate. It prevents dies to be packaged from damage due to electrostatic discharge so as to raise the yield rate of semiconductor package products.Type: GrantFiled: November 7, 2002Date of Patent: August 17, 2004Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Meng-Tsang Lee, Kuang-Lin Lo
-
Publication number: 20040124515Abstract: The present invention relates to a method for manufacturing a semiconductor chip package structure including the following steps. A substrate is provided. A plurality of chips are assembled onto the substrate and are electrically connected with the substrate. A stiffener is assembled onto the substrate and the stiffener has a top surface and a bottom surface facing the substrate. A molding compound is formed to cover the semiconductor chip, the substrate, the top surface and the bottom surface of the stiffener. Afterwards, a singulation step is performed to cut the molding compound, the substrate and the stiffener.Type: ApplicationFiled: September 3, 2003Publication date: July 1, 2004Inventors: SU TAO, KUANG-LIN LO, TSUNG-SHENG LEE, YAW-YUH YANG, YUAN-KAI TAO
-
Patent number: 6627481Abstract: The present invention relates to a method of manufacturing semiconductor packages and products thereof.Type: GrantFiled: January 25, 2002Date of Patent: September 30, 2003Assignee: Advanced Semiconductor Engineering Inc.Inventors: Meng-Tsang Lee, Kuang-Lin Lo
-
Publication number: 20030092216Abstract: The present invention relates to a method of manufacturing semiconductor packages and products thereof.Type: ApplicationFiled: January 25, 2002Publication date: May 15, 2003Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Meng-Tsang Lee, Kuang-Lin Lo
-
Publication number: 20030090861Abstract: The present invention relates to a packaging substrate with electrostatic discharge protection. The packaging substrate is deposited in a packaging mold, and the packaging mold comprises a plurality of injection pins for pushing the packaging substrate out of the packaging mold. A first copper-mesh layer and a second copper-mesh layer of the packaging substrate are electrically connected to each other via position pins. A bottom side of the packaging substrate comprises a plurality of recesses in positions corresponding to positions of the injection pins. The recesses pass the second copper-mesh layer to electrically connect the injection pins to the second copper-mesh layer, and static electric charges are conducted to the injection pins via the second copper-mesh layer and away from the packaging substrate. It prevents dies to be packaged from damage due to electrostatic discharge so as to raise the yield rate of semiconductor package products.Type: ApplicationFiled: November 7, 2002Publication date: May 15, 2003Inventors: Meng-Tsang Lee, Kuang-Lin Lo