Patents by Inventor Kumar Srivastava
Kumar Srivastava has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250245067Abstract: The disclosure relates to a method and system of deploying a workload. The method may include assessing a plurality of parameters associated with a workload and a set of sub-parameters associated with each of the plurality of parameters, corresponding to a deployment model selection. The method may further include obtaining a rating assigned to each sub-parameter, determining a sub-parameter weighted score for each sub-parameter, and determining a parameter score for the parameter. The method may further include obtaining a plurality of parameter weighted scores for the plurality of parameters, and combining the plurality of parameter weighted scores for the plurality of parameters, to determine an overall score for the workload. The method may further include comparing the overall score for workload with one or more threshold values, and selecting a deployment model for the deployment of the workload, based on the comparison.Type: ApplicationFiled: January 25, 2025Publication date: July 31, 2025Inventors: Abhishek Kumar Srivastava, Hareendran M, Maheswari V. S
-
Patent number: 12373382Abstract: Embodiments of the present disclosure may relate to apparatus, process, or techniques in a I3C protocol environment that include identifying a pending read notification message by a slave device to be sent to a master device to indicate that the data is available to be read by the master device from a buffer associated with the slave device. The pending read notification may be subsequently transmitted to the master device. Subsequently, until the data in the buffer has been read by the master device, the slave device may wait an identified amount of time that is less than a value of a timeout of the master device, and retransmit the pending read notification message to the master device. Other embodiments may be described and/or claimed.Type: GrantFiled: April 29, 2024Date of Patent: July 29, 2025Assignee: Intel CorporationInventors: Janusz Jurski, Enrico David Carrieri, Amit Kumar Srivastava, Matthew A. Schnoor, Myron Loewen
-
Patent number: 12367094Abstract: Information technology service management (ITSM) incident reports are converted from textual data to multiple vectors using an encoder and parameters are selected, where the parameters include a base cluster number and a threshold value. A base group of clusters is generated using an unsupervised machine learning clustering algorithm with the vectors and the parameters as input. A cluster quality score is computed for each of the base group of clusters. Each cluster from the base group of clusters with the cluster quality score above the threshold value is recursively split into new clusters until the cluster quality score for each cluster in the new clusters is below the threshold value. A final group of clusters is output, where each cluster from the final group of clusters represents ITSM incident reports related to a same problem.Type: GrantFiled: September 30, 2021Date of Patent: July 22, 2025Assignee: BMC Helix, Inc.Inventors: Mantinder Jit Singh, Somesh Kumar Srivastava, Ajoy Kumar
-
Patent number: 12358845Abstract: A coated component may have a consumable coating that protects the component from dust. A coated component may include a silicon containing substrate defining a substrate surface, a barrier coating on the substrate surface, with the barrier coating defining a barrier surface, and a consumable coating on the barrier surface. The consumable coating may include a ceramic oxide that includes a silicate. A component, such as a component of a turbomachine, may be protected from dust by applying a consumable coating on the component.Type: GrantFiled: April 15, 2020Date of Patent: July 15, 2025Assignee: General Electric CompanyInventors: Vidya Ramaswamy, Krishan Lal Luthra, Geoffrey Mark Eadon, Vijay Kumar Srivastava, Nathaniel Patrick Brown, Don Mark Lipkin
-
Patent number: 12352826Abstract: Various implementations described herein are related to a device with fabrication test circuitry having transistors arranged in a parallel branch configuration between a supply voltage and a single pad. In some applications, each transistor in an off-current branch may be separately deactivated so as to test leakage current applied to the pad by way of the off-current branch, and also, each transistor in an on-current branch may be deactivated so as to further test the leakage current applied to the pad by way of the off-current branch.Type: GrantFiled: March 29, 2023Date of Patent: July 8, 2025Assignee: Arm LimitedInventors: Ashwani Kumar Srivastava, Yves Thomas Laplanche, Ramesh Manohar
-
Publication number: 20250184023Abstract: Aspects of the subject disclosure may include, for example, a device, including: a processing system including a processor; and a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations of: receiving an indication of a priority level of an interworking function used by a boundary clock node; and selecting a best master clock using an algorithm that considers the priority level of the boundary clock node. Other embodiments are disclosed.Type: ApplicationFiled: January 18, 2024Publication date: June 5, 2025Applicant: CIENA CORPORATIONInventors: Sharad Kumar Srivastava, Vineet Kumar Garg, Krishan Singh, Vikas Joshi
-
Publication number: 20250184024Abstract: Aspects of the subject disclosure may include, for example, a device that includes a processing system including a processor; a clock; and a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations of: advertising a capability as a precision timing protocol (PTP) master clock through an Internet Protocol (IP) network, wherein the advertising includes an IP address of the device; receiving a unicast signaling mechanism from a PTP client node in the network; and sending clock messages to the PTP client node responsive to accepting the PTP client node. Other embodiments are disclosed.Type: ApplicationFiled: January 23, 2024Publication date: June 5, 2025Applicant: CIENA CORPORATIONInventors: Sharad Kumar Srivastava, Vineet Kumar Garg, Krishan Singh, Vijendra Singh Chauhan
-
Publication number: 20250184025Abstract: Aspects of the subject disclosure may include, for example, a device, including: a processing system including a processor; a clock; and a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations of: advertising via Border Gateway Protocol (BGP) a capability as a precision timing protocol (PTP) master clock through an Internet Protocol (IP)/Multi-Protocol Label Switching (MPLS) network, wherein the advertising includes an IP address of the device; receiving a unicast signaling mechanism from a PTP client node in the network; and sending clock messages to the PTP client node responsive to accepting the PTP client node. Other embodiments are disclosed.Type: ApplicationFiled: January 30, 2025Publication date: June 5, 2025Applicant: CIENA CORPORATIONInventors: Sharad Kumar Srivastava, Vineet Kumar Garg, Krishan Singh, Vijendra Singh Chauhan
-
Publication number: 20250164838Abstract: A photoalignment layer useful in the fabrication of liquid crystals including at least one precursor compound, wherein the at least one precursor compound includes a phosphonic acid anchor moiety and a dimerizable or polymerizable moiety, a method of preparing a photoalignment layer including a dimerized or polymerized compound, and products thereof.Type: ApplicationFiled: November 15, 2024Publication date: May 22, 2025Inventors: Valerii Volodymyrovych VASHCHENKO, Oleksandr Mykolaiovych SEMENENKO, Xinyi YU, Abhishek Kumar SRIVASTAVA
-
Publication number: 20250138371Abstract: A switchable liquid crystal grating cell, and methods for manufacturing the above. The switchable liquid crystal grating cell comprises a pair of switchable liquid crystal grating parts, each switchable liquid crystal grating part comprises a substrate; a conductive layer on the substrate; and a photoalignment layer with an alignment pattern above the conductive layer on the substrate, the alignment pattern having first and second types of domains, the first type of domain having a first uniform alignment direction, the second type of domain having a second uniform alignment direction that is reoriented at a predetermined angle to the first uniform alignment direction, the predetermined angle is 85°-95°, and a liquid crystal layer sandwiched between the pair of switchable liquid crystal grating parts, wherein an alignment pattern on a top surface is arranged to be shifted relative to the other alignment pattern on a bottom surface.Type: ApplicationFiled: October 31, 2023Publication date: May 1, 2025Inventors: Yuechu CHENG, Abhishek Kumar SRIVASTAVA
-
Patent number: 12276884Abstract: A switchable liquid crystal grating cell, and methods for manufacturing the above. The switchable liquid crystal grating cell comprises a pair of switchable liquid crystal grating parts, each switchable liquid crystal grating part comprises a substrate; a conductive layer on the substrate; and a photoalignment layer with an alignment pattern above the conductive layer on the substrate, the alignment pattern having first and second types of domains, the first type of domain having a first uniform alignment direction, the second type of domain having a second uniform alignment direction that is reoriented at a predetermined angle to the first uniform alignment direction, the predetermined angle is 85°-95°, and a liquid crystal layer sandwiched between the pair of switchable liquid crystal grating parts, wherein an alignment pattern on a top surface is arranged to be shifted relative to the other alignment pattern on a bottom surface.Type: GrantFiled: October 31, 2023Date of Patent: April 15, 2025Assignee: The Hong Kong University of Science and TechnologyInventors: Yuechu Cheng, Abhishek Kumar Srivastava
-
Publication number: 20250120246Abstract: A light emitting device (LED) comprises a substrate, an anode layer disposed on the substrate, a hole injection layer disposed on the anode layer, a hole transport layer disposed on the hole injection layer, an emitting layer disposed on the hole transport layer, an electron transport layer disposed on the emitting layer, and a cathode layer disposed on the electron transport layer. At least one of the anode layer and the cathode layer is transparent. The emitting layer comprises a mixture of luminescent nanoparticles and an insulating material.Type: ApplicationFiled: October 8, 2024Publication date: April 10, 2025Inventors: Kumar MALLEM, Abhishek Kumar SRIVASTAVA, Maksym F. PRODANOV, Zebing LIAO
-
Publication number: 20250065230Abstract: Techniques are described for reducing latency in computer game network streaming using a machine learning (ML) model to determine an optimal bite rate/frame rate/resolution for encoding the video of the computer game to satisfy a just noticeable difference (JND) threshold while minimizing the amount of data being sent.Type: ApplicationFiled: August 24, 2023Publication date: February 27, 2025Inventors: Manoj Kumar Srivastava, Mario Sarria, Eric Hsuming Chen, Hideyuki Mizusawa
-
Patent number: 12229073Abstract: In one embodiment, an apparatus includes: a plurality of cores to execute instructions; a firmware agent to execute a first firmware; a Peripheral Component Interconnect Express (PCIe) interface to communicate with a device via a PCIe link; and a boot agent coupled to the PCIe interface to download the PCIe firmware from a non-volatile memory and provide the PCIe firmware to the PCIe interface. The PCIe interface may receive a PCIe firmware for the PCIe interface before the firmware agent is to receive the first firmware. Other embodiments are described and claimed.Type: GrantFiled: June 7, 2021Date of Patent: February 18, 2025Assignee: Intel CorporationInventors: Amit Kumar Srivastava, Divya Gupta, Michael Karas, James Mitchell, Malay Trivedi, Chung-Chi Wang
-
Patent number: 12227458Abstract: The present invention deals with development of a novel process for manufacturing moisture resistant glossy finish hybrid green polymeric composites with variable density in range of 0.2-1.68 g/cc, low water/moisture absorption in the range of 0.1-1.3%, tensile strength and tensile modulus in range of 6.5-105 MPa and 250-6850 MPa, respectively and to the best of our knowledge the fabricated hybrid green composites has not yet developed universally using different types of industrial wastes particulates. Moreover, hybrid composites developed using industrial wastes, natural fibres and epoxy/polyester/polyurethane polymers is a unique materials and have multifunctional applications in wider spectrum as an alternative to wood, synthetic wood, wood plastic composites, screen printing sheet, plastic, fibre and glass reinforced polymer products, including tin sheet.Type: GrantFiled: February 9, 2019Date of Patent: February 18, 2025Assignee: COUNCIL OF SCIENTIFIC & INDUSTRIAL RESEARCHInventors: Pappu Asokan, Manoj Kumar Gupta, Alka Mishra, Edward Peters, Ajay Kulshreshth, Sanjai Kumar Singh Rathore, Avanish Kumar Srivastava
-
Patent number: 12215108Abstract: The present disclosure is concerned with purine diamine compounds for the treatment of conditions associated with BRD4, RIP3K, and/or IL6 signaling dysfunction such as, for example, cancer (e.g., lung cancer, skin cancer, bladder cancer, kidney cancer, liver cancer), arsenicosis, arsenic poisoning, inflammation, skin lesions, dysfunction of systemic organs, and skin blisters. This abstract is intended as a scanning tool for purposes of searching in the particular art and is not intended to be limiting of the present invention.Type: GrantFiled: January 10, 2023Date of Patent: February 4, 2025Assignees: Southern Research Institute, UAB Research Foundation, The United States Government as represented by the Department of Veterans AffairsInventors: Mark J. Suto, Bini Mathew, Corinne E. Augelli-Szafran, Marina Fosso Yatchang, Mohammad Athar, Anupam Agarwal, Ritesh Kumar Srivastava, Suhail Muzaffar, Jasim Khan
-
Patent number: 12210620Abstract: Hardware based unsupervised based machine-learning (ML) approach to identify a security threat to the processor (e.g., caused by probing of a power supply rail). An apparatus is provided which includes an on-die power supply droop detector as a feature extractor. The droop detector detects a droop in the power supply caused by a probe physically coupling to the power supply rail. The droop detector in combination with machine-learning logic detects change in power supply rail impedance profile due to a probe coupled to the power supply rail. A deep-neural network (DNN) is provided for feature classification that classifies a security threat from normal operation and from operations caused by aging of devices in the processor. The DNN is trained in a training phase or production phase of the processor. An aging sensor is used to distinguish classification of aged data vs. normal data and data from security attack.Type: GrantFiled: March 16, 2021Date of Patent: January 28, 2025Assignee: Intel CorporationInventor: Amit Kumar Srivastava
-
Publication number: 20250021725Abstract: The present invention discloses a system and method for web based performance predictive modelling of engineering system. The system provides a user interface for allowing a user to define at least one property and at least one configuration of an engineering system and to select a set of experimental data for predictive modelling. The system includes a computing device coupled in communication with the user interface is configured to receive the property and the configuration of an engineering system and the experimental data for predictive modelling. The computing device process the experimental data for creating a processed data set and also generate operational profiles for the engineering system. The computing device trains a machine learning model using the processed data and synthetic data to generate a trained machine learning model and predicts the performance of the engineering system using the trained machine learning model.Type: ApplicationFiled: June 6, 2023Publication date: January 16, 2025Applicant: WEEDY SOFTWARE PRIVATE LIMITEDInventors: Vineet DRAVID, Prashant Kumar SRIVASTAVA, Prajakta SABNIS
-
Patent number: 12199623Abstract: A digital phase spacing detector with programmable delay lines is described. Each programmable delay line receives a clock. The output of the programmable delay lines is compared by a logic and then passed through a glitch detector. Each of the clocks pass through the programmable delay lines that are tuned to a point where the clock edges at the output of the delay lines are aligned and glitches start appearing at the output of the logic. A calibration scheme uses replica cells (replica of VCO cells) in the measurement path. The calibration scheme calculates the average of clock phase differences through a digital control replica buffer, and this average clock phase difference is applied to the VCO delay stage cells. The PLL is then allowed to relock with the calibrated VCO delay stage cells. This process can be repeated several times to reduce the phase errors between the clock phases.Type: GrantFiled: March 17, 2021Date of Patent: January 14, 2025Assignee: Intel CorporationInventors: Amit Kumar Srivastava, Noam Familia
-
Publication number: 20250003966Abstract: Trypsin/trypsin-like proteases have been reported to be facilitating SARS-COV-2 entry into host cells. Spike has protease cleavage sites between the S1 and S2 domains. Cleavage property of proteases can be used to design drug screening assays meant for screening antiviral candidates against spike cleavage. In the claimed invention we have developed a proof-of-concept assay system for screening drugs against proteases which cleave spike between S1 and S2. We designed a fusion substrate protein containing a reporter protein, the protease cleavage site between S1 and S2 and a cellulose binding domain. The substrate protein can be immobilized on cellulose due to the presence of cellulose binding domain (CBD). When proteases cleave the substrate. CBD remains bound to cellulose and the reporter protein is dislodged. The released reporter can be used as read out of protease activity.Type: ApplicationFiled: October 27, 2022Publication date: January 2, 2025Inventors: Upasana RAY, Prem Prakash TRIPATHI, Feroza BEGUM, Amit Kumar SRIVASTAVA