Patents by Inventor Kuo Han
Kuo Han has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250139973Abstract: An object detection device and a confidence threshold method adjustment method are provided. The object detection device includes an optical camera, multiple sensors, and a processor. The optical camera and sensors are used to respectively capture a real-time video and environmental value of a detection area. The processor performs an object recognition model and at least one second recognition model. The object recognition model determines whether an object exists in the detection area based on the real-time video to generate a first recognition result and a corresponding first confidence value. The at least one second recognition model generates a second result based on the environmental value respectively. The processor dynamically adjusts a confidence threshold value based on a value of the second result and a correlation degree between the object and the second result.Type: ApplicationFiled: September 29, 2024Publication date: May 1, 2025Applicant: VIA Technologies, Inc.Inventors: Chung-Ching Huang, Shu-Cheng Chi, Kuo-Han Chang
-
Publication number: 20240345950Abstract: The present invention provides a control method of a flash memory controller, which includes the steps of: setting a waiting time in an interrupt coalescing mechanism, and setting a timer, wherein a timeout value of the timer is equal to the waiting time; receiving multiple commands from a submission queue in a host device, generating multiple command responses after processing the multiple commands, and writing the multiple command responses to a completion queue in the host device; receiving a submission queue tail and a completion queue head from the host device; and when the timer reaches the timeout value, subtracting the completion queue head from the submission queue tail to obtain a queue depth of a command queue of the host device.Type: ApplicationFiled: April 1, 2024Publication date: October 17, 2024Applicant: Silicon Motion, Inc.Inventors: Kuo-Han Yuan, Cheng-Yu Tsai
-
Patent number: 11776867Abstract: A chip package including a heat-dissipating device, a first thermal interface material layer disposed on the heat-dissipating device, a patterned circuit layer disposed on the first thermal interface material layer, a chip disposed on the patterned circuit layer and electrically connected to the patterned circuit layer, and an insulating encapsulant covering the chip, the patterned circuit layer, and the first thermal interface material layer is provided. The first thermal interface material layer has a thickness between 100 ?m and 300 ?m. The first thermal interface material layer is located between the patterned circuit layer and the heat-dissipating device.Type: GrantFiled: June 14, 2022Date of Patent: October 3, 2023Assignee: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Patent number: 11756858Abstract: A power module including a main housing, a power element, and at least one assembling component is provided. The main housing has at least one side wall and at least two ribs extending from the side wall. The power element is disposed in the main housing and is closely pressed against a heat dissipation structure by the side wall. The assembling component includes a main section and two bending sections. The main section is located between the two ribs and includes a central portion, at least one movable component, and a peripheral portion. The central portion has a fastening portion, the peripheral portion surrounds the central portion, and the movable component is connected between the central portion and the peripheral portion. The two bending sections are respectively connected to two opposite sides of the peripheral portion and are respectively embedded in the two ribs.Type: GrantFiled: January 4, 2021Date of Patent: September 12, 2023Assignees: Industrial Technology Research Institute, DIODES TAIWAN S.A R.L.Inventors: Wei-Kuo Han, Chia-Yen Lee, Jing-Yao Chang, Tao-Chih Chang
-
Patent number: 11648649Abstract: The tool connector includes a socket having a receiving space and a through hole communicating the receiving space, a sliding member slidably received in the receiving space, a positioning member received in the receiving space, and a hook member. A funnel-shaped opening is formed at an end of the receiving space. The sliding member is connected to the socket with an end via a first elastic member, and the other end is for a tool bit to abut against. The positioning member is selectively inserted into the through hole. An end of the hook member is connected to the sliding member, and the other end has a hook portion for grasp the tool bit. When the positioning member is moved inward and the sliding member is moved toward the funnel-shaped opening, the hook portion is swingable in the funnel-shaped opening to release the tool bit.Type: GrantFiled: June 18, 2021Date of Patent: May 16, 2023Inventor: Kuo-Han Liu
-
Publication number: 20220310473Abstract: A chip package including a heat-dissipating device, a first thermal interface material layer disposed on the heat-dissipating device, a patterned circuit layer disposed on the first thermal interface material layer, a chip disposed on the patterned circuit layer and electrically connected to the patterned circuit layer, and an insulating encapsulant covering the chip, the patterned circuit layer, and the first thermal interface material layer is provided. The first thermal interface material layer has a thickness between 100 ?m and 300 ?m. The first thermal interface material layer is located between the patterned circuit layer and the heat-dissipating device.Type: ApplicationFiled: June 14, 2022Publication date: September 29, 2022Applicant: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Patent number: 11387159Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: GrantFiled: March 4, 2020Date of Patent: July 12, 2022Assignee: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Publication number: 20220080566Abstract: The tool connector includes a socket having a receiving space and a through hole communicating the receiving space, a sliding member slidably received in the receiving space, a positioning member received in the receiving space, and a hook member. A funnel-shaped opening is formed at an end of the receiving space. The sliding member is connected to the socket with an end via a first elastic member, and the other end is for a tool bit to abut against. The positioning member is selectively inserted into the through hole. An end of the hook member is connected to the sliding member, and the other end has a hook portion for grasp the tool bit. When the positioning member is moved inward and the sliding member is moved toward the funnel-shaped opening, the hook portion is swingable in the funnel-shaped opening to release the tool bit.Type: ApplicationFiled: June 18, 2021Publication date: March 17, 2022Inventor: Kuo-Han Liu
-
Patent number: 11239211Abstract: An electronic device package structure including a substrate, a first circuit layer, a second circuit layer, an electronic device and an input/output device is provided. The first circuit layer includes a first conductive portion, a second conductive portion and a first curve portion located between the first conductive portion and the second conductive portion. At least a partial thickness of the first curve portion is greater than a thickness of the first conductive portion. The electronic device disposed on the second circuit layer is electrically connected to the second conductive portion of the first circuit layer. The input/output device disposed corresponding to the first conductive portion is electrically connected to the first conductive portion of the first circuit layer.Type: GrantFiled: January 7, 2020Date of Patent: February 1, 2022Assignee: Industrial Technology Research InstituteInventors: Wei-Kuo Han, Jing-Yao Chang, Tao-Chih Chang
-
Patent number: 11114387Abstract: An electronic package structure is provided. The electronic packaging structure includes a substrate, a conductive layer disposed on the substrate, an intermetallic compound disposed on the conductive layer, a stress buffering material disposed on the substrate and adjacent to the conductive layer, and an electronic device disposed on the conductive layer and the stress buffering material. The intermetallic compound is disposed between the electronic device and the conductive layer, between the electronic device and the stress buffering material, between the substrate and the stress buffering material, and between the conductive layer and the stress buffering material.Type: GrantFiled: August 22, 2018Date of Patent: September 7, 2021Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jing-Yao Chang, Tao-Chih Chang, Fang-Jun Leu, Wei-Kuo Han, Kuo-Shu Kao
-
Publication number: 20210267851Abstract: Unit-dose oral care composition comprising a fibrous composition and/or an open cell foam with a low level of inorganic salts. Oral care compositions that dissolve quickly upon initial contact with water. Oral care compositions which leave a low amount of residue on surfaces upon use. Methods of use of unit-dose oral care compositions.Type: ApplicationFiled: May 18, 2021Publication date: September 2, 2021Inventors: Min Mao, Arif Ali Baig, Gregory Charles Gordon, Melissa Cherie Payne, Holly Balasubramanian Rauckhorst, Paul Albert Sagel, Jeanette Marie Swartz, Paul Dennis Trokhan, Brian Patrick Croll, Dinah Achola Nyangiro, Kuo Han
-
Publication number: 20210210409Abstract: A power module including a main housing, a power element, and at least one assembling component is provided. The main housing has at least one side wall and at least two ribs extending from the side wall. The power element is disposed in the main housing and is closely pressed against a heat dissipation structure by the side wall. The assembling component includes a main section and two bending sections. The main section is located between the two ribs and includes a central portion, at least one movable component, and a peripheral portion. The central portion has a fastening portion, the peripheral portion surrounds the central portion, and the movable component is connected between the central portion and the peripheral portion. The two bending sections are respectively connected to two opposite sides of the peripheral portion and are respectively embedded in the two ribs.Type: ApplicationFiled: January 4, 2021Publication date: July 8, 2021Applicants: Industrial Technology Research Institute, Lite-On Semiconductor CorporationInventors: Wei-Kuo Han, Chia-Yen Lee, Jing-Yao Chang, Tao-Chih Chang
-
Publication number: 20210066257Abstract: An electronic device package structure including a substrate, a first circuit layer, a second circuit layer, an electronic device and an input/output device is provided. The first circuit layer includes a first conductive portion, a second conductive portion and a first curve portion located between the first conductive portion and the second conductive portion. At least a partial thickness of the first curve portion is greater than a thickness of the first conductive portion. The electronic device disposed on the second circuit layer is electrically connected to the second conductive portion of the first circuit layer. The input/output device disposed corresponding to the first conductive portion is electrically connected to the first conductive portion of the first circuit layer.Type: ApplicationFiled: January 7, 2020Publication date: March 4, 2021Applicant: Industrial Technology Research InstituteInventors: Wei-Kuo Han, Jing-Yao Chang, Tao-Chih Chang
-
Publication number: 20200203246Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: ApplicationFiled: March 4, 2020Publication date: June 25, 2020Applicant: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Patent number: 10622274Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: GrantFiled: May 11, 2018Date of Patent: April 14, 2020Assignee: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Patent number: 10522092Abstract: An electronic paper display apparatus and a driving method thereof are provided. The electronic paper display apparatus includes an electronic paper display panel and a control chip. The control chip is coupled to the electronic paper display panel. The control chip is configured to generate a clock signal and simulate a driving signal according to the clock signal and panel control data. The control chip drives the electronic paper display panel by utilizing the clock signal and the driving signal.Type: GrantFiled: December 30, 2016Date of Patent: December 31, 2019Assignee: E Ink Holdings Inc.Inventors: Kuo-Han Hsu, Mu-Chen Tan, Ming-Hung Chen
-
Patent number: 10490114Abstract: An electronic paper display apparatus including an electronic paper display panel and a driver apparatus is provided. The electronic paper display panel displays image frames and includes a plurality of display modes. The driver apparatus is electrically connected to the electronic paper display panel. The driver apparatus determines what display mode the electronic paper display panel is in according to image data. The driver apparatus selects a driving signal to drive the electronic paper display panel to display the image frames according to the display mode of the electronic paper display panel. The image data is encoded according to one of a plurality of encoding methods to include information related to the display mode of the electronic paper display panel.Type: GrantFiled: December 25, 2017Date of Patent: November 26, 2019Assignee: E Ink Holdings Inc.Inventors: Kuo-Han Hsu, Mu-Chen Tan
-
Publication number: 20190343732Abstract: Unit-dose oral care composition comprising a fibrous composition and/or an open cell foam with a low level of inorganic salts. Oral care compositions that dissolve quickly upon initial contact with water. Oral care compositions which leave a low amount of residue on surfaces upon use. Methods of use of unit-dose oral care compositions.Type: ApplicationFiled: May 14, 2019Publication date: November 14, 2019Inventors: Min Mao, Arif Ali Baig, Gregory Charles Gordon, Melissa Cherie Payne, Holly Balasubramanian Rauckhorst, Paul Albert Sagel, Jeanette Marie Swartz, Paul Dennis Trokhan, Brian Patrick Croll, Dinah Achola Nyangiro, Kuo Han
-
Publication number: 20190109064Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: ApplicationFiled: May 11, 2018Publication date: April 11, 2019Applicant: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Publication number: 20180358307Abstract: An electronic package structure is provided. The electronic packaging structure includes a substrate, a conductive layer disposed on the substrate, an intermetallic compound disposed on the conductive layer, a stress buffering material disposed on the substrate and adjacent to the conductive layer, and an electronic device disposed on the conductive layer and the stress buffering material. The intermetallic compound is disposed between the electronic device and the conductive layer, between the electronic device and the stress buffering material, between the substrate and the stress buffering material, and between the conductive layer and the stress buffering material.Type: ApplicationFiled: August 22, 2018Publication date: December 13, 2018Inventors: Jing-Yao Chang, Tao-Chih Chang, Fang-Jun Leu, Wei-Kuo Han, Kuo-Shu Kao