Patents by Inventor Kuo-Hsing Cheng

Kuo-Hsing Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20040006750
    Abstract: The method of Edge-Node Interleave Sort for Leaching and Envelop (ENISLE) comprises mapping a circuit into a V-E plain to transform a circuit information into V-E plain. A plurality of sorting is performed for obtaining min-cut or/and ratio min-cut partitioning. The sorting includes (1) performing a first sorting step from an edge view based on a bottom side of the V-E plain; (2) performing a second sorting step from an node view based on a right side of the V-E plain; (3) performing a third sorting from said edge view based on a top side of the V-E plain; and (4) performing a fourth sorting step from said node view based on a left side of the V-E plain.
    Type: Application
    Filed: July 2, 2003
    Publication date: January 8, 2004
    Inventors: Kuo-Hsing Cheng, Shun-Wen Cheng
  • Publication number: 20020100008
    Abstract: The method of Edge-Node Interleave Sort for Leaching and Envelop (ENISLE) comprises mapping a circuit into a V-E plain to transform a circuit information into V-E plain. A plurality of sorting is performed for obtaining min-cut or/and ratio min-cut partitioning. The sorting includes (1) performing a first sorting step from an edge view based on a bottom side of the V-E plain; (2) performing a second sorting step from an node view based on a right side of the V-E plain; (3) performing a third sorting from said edge view based on a top side of the V-E plain; and (4) performing a fourth sorting step from said node view based on a left side of the V-E plain.
    Type: Application
    Filed: January 19, 2001
    Publication date: July 25, 2002
    Inventors: Kuo-Hsing Cheng, Shun-Wen Cheng
  • Patent number: 5378942
    Abstract: A CMOS dynamic logic structure has a plurality of logic gates, and the logic gates includes type-1 and type-3 logic gates alternately connected with each other. Each logic gate is separated into a function unit and a driver unit. The function unit has a PMOS precharge transistor, and a logic tree block stacked with the PMOS precharge transistor. The driver unit has an NMOS evaluation transistor, and the NMOS evaluation transistor and the PMOS precharge transistor of the previous-stage logic gate is controlled by an identical clock in order not to be turned on simultaneously.
    Type: Grant
    Filed: June 3, 1993
    Date of Patent: January 3, 1995
    Assignee: National Science Council
    Inventors: Chung-Yu Wu, Kuo-Hsing Cheng