Patents by Inventor Kyoung Bong Rouh
Kyoung Bong Rouh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7538003Abstract: A method for fabricating a metal oxide semiconductor (MOS) transistor comprises forming a source region of a first conductivity type and a drain region of the first conductivity type, which are separated from each other by a channel region, in upper regions of a semiconductor substrate, forming a gate stack on the channel region, and feeding hydrogen into junctions of the source and drain regions to neutralize dopants of the first conductivity type present within particular portions of the junctions.Type: GrantFiled: December 28, 2006Date of Patent: May 26, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Min Yong Lee, Yong Soo Joung
-
Patent number: 7511337Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: GrantFiled: August 10, 2006Date of Patent: March 31, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7488959Abstract: Disclosed herein is an apparatus and method for partial ion implantation. The apparatus includes a wafer support, an ion beam irradiator capable of generating and irradiating an ion beam entering the wafer, and an ion beam exposure adjustor to adjust exposure of the wafer with respect to the ion beam according to regions of the wafer by setting an exposure opening via combination of ion beam shields for blocking the ion beam with respect to the wafer. The exposure opening enables the wafer to be partially exposed to the ion beam irradiated therethrough. With this apparatus, effective partial ion implantation can be performed to compensate variation of a threshold voltage Vt in a channel of a transistor, thereby providing more uniform characteristics of the transistor.Type: GrantFiled: June 9, 2006Date of Patent: February 10, 2009Assignee: Hynix Semiconductor Inc.Inventors: Yong Soo Jung, Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Publication number: 20090004837Abstract: Provided is a method of fabricating a semiconductor device having an impurity region with an impurity concentration of a first dose in a substrate. In the method, first impurity ions of a first conductivity type are implanted into the substrate, and a rapid thermal processing (RTP) is performed on the substrate to activate the first impurity ions. Second impurity ions of the first conductivity type are implanted into the substrate having the activated first impurity ions.Type: ApplicationFiled: December 28, 2007Publication date: January 1, 2009Inventors: KYOUNG BONG ROUH, Dong Seok Kim
-
Patent number: 7470593Abstract: Disclosed is a method for manufacturing a cell transistor of a semiconductor memory device.Type: GrantFiled: June 10, 2005Date of Patent: December 30, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Young Lee
-
Publication number: 20080299784Abstract: A thermal treatment apparatus and method for processing a wafer are provided. The thermal treatment apparatus includes a process chamber for thermally treating the wafer, a heating unit for heating the wafer in the process chamber, and a gas supply unit for supplying a gas and controlling a gas pressure differently by sections of the wafer. The heating unit is provided in at least one of the upper side and the lower side of the process chamber. The heating unit includes a plurality of heater blocks capable of controlling a temperature for sections of the wafer.Type: ApplicationFiled: December 27, 2007Publication date: December 4, 2008Applicant: Hynix Semiconductor Inc.Inventors: Seung Woo JIN, Kyoung Bong Rouh
-
Publication number: 20080153275Abstract: A non-uniform ion implantation apparatus comprises a wide ion beam generator configured to generate a plurality of wide ion beams to irradiate at least two regions on the entire area of a wafer, and a wafer rotating device configured to rotate the wafer in a predetermined direction while the wide ion beams generated by the wide ion beam generator are irradiated to the wafer. Among the wide ion beams, at least one wide ion beam has a different dose from that of at least one different wide ion beam. Since the wide ion beams are irradiated at different doses to the wafer, a smooth circular border is formed between the regions to which the impurity ions are implanted to different concentrations. Since the position of the wafer is suitably changed for the wide ion beams, it is possible to control disposition of the regions implanted with the impurity ions of different concentrations.Type: ApplicationFiled: March 7, 2008Publication date: June 26, 2008Applicant: Hynix Semiconductor Inc.Inventors: Kyoung Bong ROUH, Seung Woo Jin, Min Yong Lee
-
Publication number: 20080128640Abstract: An ion implantation apparatus comprises an ion beam source for generating an initial ion beam, a bundled ion beam generator adapted to change the initial ion beam into a bundled ion beam based on a predetermined frequency to pass the bundled ion beam for a first time while passing the initial ion beam for a second time, a beam line for accelerating the ion beam having passed through the ion beam generator, and an end station for arranging a wafer therein to allow the ion beam accelerated by the beam line to be implanted in the wafer, the end station operating to move the wafer in a direction perpendicular to an ion beam implantation direction, so as to implant the bundled ion beam in a first region of the wafer and the initial ion beam in a second region of the wafer.Type: ApplicationFiled: June 1, 2006Publication date: June 5, 2008Applicant: Hynix Semiconductor, Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Publication number: 20080128639Abstract: An ion implantation apparatus includes an ion beam source for generating an ion beam; an implantation energy controller disposed on a path of the ion beam for controlling the ion implantation energy of the ion beam so that an ion beam having a first implantation energy is created for a first period of time and an ion beam having a second implantation energy is created for a second period of time; a beam line for accelerating the ion beam; and an end station for mounting a substrate, into which the ion beam accelerated by the beam line is implanted onto the substrate.Type: ApplicationFiled: June 2, 2006Publication date: June 5, 2008Applicant: Hynix Semiconductor, Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Publication number: 20080099833Abstract: A MOS transistor suppressing a short channel effect includes a substrate, a first diffusion region and a second diffusion region separated from each other by a channel region in an upper portion of the substrate, a gate insulating layer including a first gate insulating layer disposed on a surface of the substrate in the channel region and a second gate insulating layer having a specified depth from the surface of the substrate to be disposed between the first diffusion region and the channel region, and a gate electrode disposed on the first gate insulating layer.Type: ApplicationFiled: June 28, 2007Publication date: May 1, 2008Applicant: Hynix Semiconductor Inc.Inventor: Kyoung Bong Rouh
-
Patent number: 7365406Abstract: A non-uniform ion implantation apparatus comprises a wide ion beam generator configured to generate a plurality of wide ion beams to irradiate at least two regions on the entire area of a wafer, and a wafer rotating device configured to rotate the wafer in a predetermined direction while the wide ion beams generated by the wide ion beam generator are irradiated to the wafer. Among the wide ion beams, at least one wide ion beam has a different dose from that of at least one different wide ion beam. Since the wide ion beams are irradiated at different doses to the wafer, a smooth circular border is formed between the regions to which the impurity ions are implanted to different concentrations. Since the position of the wafer is suitably changed for the wide ion beams, it is possible to control disposition of the regions implanted with the impurity ions of different concentrations.Type: GrantFiled: December 16, 2005Date of Patent: April 29, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee
-
Publication number: 20080096353Abstract: A semiconductor device, having a recessed gate and asymmetric dopant regions, comprises a semiconductor substrate having a trench with a first sidewall and a second sidewall, the heights of which are different from each other, a gate insulating layer pattern disposed on the semiconductor substrate, a gate stack disposed on the semiconductor such that the gate stack protrudes from the surface of the semiconductor substrate while the gate stack fills the trench, and first and second dopant regions disposed at the upper part of the semiconductor substrate adjacent to the first and second sidewalls of the trench, respectively, such that the first and second dopant regions have different steps.Type: ApplicationFiled: December 21, 2007Publication date: April 24, 2008Applicant: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Jin, Min Lee
-
Patent number: 7351627Abstract: Disclosed herein is a method of manufacturing a semiconductor device via gate-through ion implantation, comprising forming a gate stack on a semiconductor substrate and performing ion implantation for control of the threshold voltage and junction ion implantation for formation of source/drain regions, on the entire surface of the semiconductor substrate having the gate stack formed thereon. In accordance with the present invention, since ion implantation is carried out after formation of the gate stack involving a thermal process, there are no changes in concentrations of implanted dopants due to heat treatment upon formation of the gate stack.Type: GrantFiled: November 10, 2005Date of Patent: April 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Patent number: 7332772Abstract: A semiconductor device, having a recessed gate and asymmetric dopant regions, comprises a semiconductor substrate having a trench with a first sidewall and a second sidewall, the heights of which are different from each other, a gate insulating layer pattern disposed on the semiconductor substrate, a gate stack disposed on the semiconductor such that the gate stack protrudes from the surface of the semiconductor substrate while the gate stack fills the trench, and first and second dopant regions disposed at the upper part of the semiconductor substrate adjacent to the first and second sidewalls of the trench, respectively, such that the first and second dopant regions have different steps.Type: GrantFiled: November 29, 2005Date of Patent: February 19, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Seung, Min Yong Lee
-
Publication number: 20080003756Abstract: A method for fabricating a metal oxide semiconductor (MOS) transistor comprises forming a source region of a first conductivity type and a drain region of the first conductivity type, which are separated from each other by a channel region, in upper regions of a semiconductor substrate, forming a gate stack on the channel region, and feeding hydrogen into junctions of the source and drain regions to neutralize dopants of the first conductivity type present within particular portions of the junctions.Type: ApplicationFiled: December 28, 2006Publication date: January 3, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Min Yong Lee, Yong Soo Joung
-
Patent number: 7279691Abstract: Disclosed are an ion implantation apparatus and a method for implanting ions by using the same. The ion implanter for implanting ions into a wafer, includes: a first quadrupole magnet assembly for focusing an ion beam transmitted from an ion beam source; a scanner for deflecting the transmitted ion beam in the directions of an X-axis and an Y-axis; a second quadrupole magnet assembly for converging and diverging the ion beam passing through the scanner in the directions of the X- and Y-axes; and a beam parallelizer for rotating the ion beam in synchronization with the second quadrupole magnet assembly, thereby implanting the ion beam into the wafer.Type: GrantFiled: December 30, 2004Date of Patent: October 9, 2007Assignee: Hynix Semiconductor Inc.Inventors: Kyoung-Bong Rouh, Seung-Woo Jin, Min-Yong Lee
-
Publication number: 20070187620Abstract: Disclosed herein is an apparatus and method for partial ion implantation. The apparatus includes a wafer support, an ion beam irradiator capable of generating and irradiating an ion beam entering the wafer, and an ion beam exposure adjustor to adjust exposure of the wafer with respect to the ion beam according to regions of the wafer by setting an exposure opening via combination of ion beam shields for blocking the ion beam with respect to the wafer. The exposure opening enables the wafer to be partially exposed to the ion beam irradiated therethrough. With this apparatus, effective partial ion implantation can be performed to compensate variation of a threshold voltage Vt in a channel of a transistor, thereby providing more uniform characteristics of the transistor.Type: ApplicationFiled: June 9, 2006Publication date: August 16, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Yong Soo Jung, Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Publication number: 20070152267Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: ApplicationFiled: August 10, 2006Publication date: July 5, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7186631Abstract: Provided is a method for manufacturing a semiconductor device comprising forming a device isolation layer on a semiconductor substrate; forming gate insulating layers on the upper part of the semiconductor substrate having the device isolation layers formed thereon; forming an undoped layer for a gate electrode; implanting mixed dopant ions consisting of at least two dopant ions containing 11B ions into the undoped layer, utilizing an ion-implantation mask; and heat-treating the mixed dopant ion-implanted layer.Type: GrantFiled: August 11, 2005Date of Patent: March 6, 2007Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Publication number: 20060141716Abstract: Disclosed is a method for manufacturing a cell transistor of a semiconductor memory device.Type: ApplicationFiled: June 10, 2005Publication date: June 29, 2006Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung-Bong Rouh, Seung Jin, Min Lee